BulkSort: System Design and Parallel Hardware Implementation Considerations

被引:0
|
作者
Ihirri, Soukaina [1 ,2 ]
Errami, Ahmed [1 ]
Khaldoun, Mohammed [1 ]
Sabir, Essaid [1 ]
机构
[1] Hassan II Univ Casablanca, LRI Lab, ENSEM, NEST Res Grp, Casablanca 20000, Morocco
[2] EMSI, LPRI, Casablanca, Morocco
关键词
Sorting; FPGA; bulk-sort; parallel processing;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Algorithms are commonly perceived as difficult subjects. Many applications today require complex algorithms. However, the researchers look for ways to make them as simple as possible. In high time demanding fields, the process of sorting represents one of the foremost issues in the data structure for searching and optimization algorithms. In parallel processing, we divide program instructions among multiple processors by breaking problems into modules that can be executed in parallel, to reduce the execution time. In this paper, we proposed a novel parallel, re-configurable and adaptive sorting network of the BulkSort algorithm. Our architecture is based on simple and elementary operations such as comparison and binary shifting. The main strength of the proposed solution is the ability to sort in parallel without memory usage. Experimental results show that our proposed model is promising according to the required resources and its ability to perform a high-speed sorting process. In this study, we take into account the analysis result of the Simulink design to establish the required hardware resources of the proposed system.
引用
收藏
页码:655 / 663
页数:9
相关论文
共 50 条
  • [21] Design and implementation of a lossless parallel high-speed data compression system
    Milward, M
    Núñez, JL
    Mulvaney, D
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2004, 15 (06) : 481 - 490
  • [22] XSG for Hardware Implementation Of A Robust Watermarking System
    Gafsi, Mohamed
    Ajili, Sondes
    Hajjaji, Mohamed Ali
    Mtibaa, Abdellatif
    2016 17TH INTERNATIONAL CONFERENCE ON SCIENCES AND TECHNIQUES OF AUTOMATIC CONTROL AND COMPUTER ENGINEERING (STA'2016), 2016, : 117 - 122
  • [23] Design and Implementation of the Parallel Processing System of Multi-channel Polarization Images
    Li Zhi-yong
    Huang Qin-chao
    INTERNATIONAL SYMPOSIUM ON PHOTOELECTRONIC DETECTION AND IMAGING 2013: IMAGING SENSORS AND APPLICATIONS, 2013, 8908
  • [24] Hardware Implementation of SVM using System Generator
    Saini, Ravi
    Saurav, Sumeet
    Gupta, Dinesh Chand
    Sheoran, Nivedita
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 2129 - 2132
  • [25] Hardware Implementation for a Hand Recognition System on FPGA
    Wang, Zhiyuan
    PROCEEDINGS OF 2015 IEEE 5TH INTERNATIONAL CONFERENCE ON ELECTRONICS INFORMATION AND EMERGENCY COMMUNICATION, 2015, : 34 - 38
  • [26] Designing a posture analysis system with hardware implementation
    Coutinho, J. G. F.
    Juvonen, M. P. T.
    Wang, J. L.
    Lo, B. L.
    Luk, W.
    Mencer, O.
    Yang, G. Z.
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2007, 47 (01): : 33 - 45
  • [27] Designing a Posture Analysis System with Hardware Implementation
    J. G. F. Coutinho
    M. P. T. Juvonen
    J. L. Wang
    B. L. Lo
    W. Luk
    O. Mencer
    G. Z. Yang
    The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 2007, 47 : 33 - 45
  • [28] A full-parallel implementation of Self-Organizing Maps on hardware
    Dias, Leonardo A.
    Damasceno, Augusto M. P.
    Gaura, Elena
    Fernandes, Marcelo A. C.
    NEURAL NETWORKS, 2021, 143 : 818 - 827
  • [29] Implementation of hardware IP in a System Level Environment
    Blanchard, Yves
    PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING SYSTEMS, 2009, : 182 - 186
  • [30] Hardware Implementation of Parallel FIR Filter Using Modified Distributed Arithmetic
    Das, Gourishankar
    Maity, Krishanu
    Sau, Suman
    2ND INTERNATIONAL CONFERENCE ON DATA SCIENCE AND BUSINESS ANALYTICS (ICDSBA 2018), 2018, : 40 - 44