Fast run-time reconfiguration for SEU injection

被引:0
作者
de Andrés, D [1 ]
Albaladejo, J [1 ]
Lemus, L [1 ]
Gil, P [1 ]
机构
[1] Univ Politecn Valencia, Fault Tolerant Syst Res Grp, DISCA ETS Informat Aplicada, E-46021 Valencia, Spain
来源
DEPENDABLE COMPUTING - EDCC-5, PROCEEDINGS | 2005年 / 3463卷
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Mission critical systems are computer-based control systems that people depend on, often for their livelihoods, sometimes for their lives. As the integration scale of VLSI increases, computer-based systems are more prone to be affected by Single Event Upsets (SEUs). FPGAs have proven to be very useful devices for the injection of SEUs in order to assess the dependability of those systems. The conventional approach for injecting SEUs following the Run-Time Reconfiguration methodology involves reconfiguration times dependent on the complexity of the model. In case of complex models, it will greatly increase the execution time of fault injection experiments. This paper presents a new approach for the injection of SEUs into the memory elements of the system under test by means of FPGAs. This approach takes benefit of the FPGA architecture to minimise the reconfiguration time for SEU injection, obtaining an speed-up of near two orders of magnitude.
引用
收藏
页码:230 / 245
页数:16
相关论文
共 50 条
[41]   Run-time reconfiguration: Towards reducing the density requirements of FPGAs [J].
Brunham, K ;
Kinsner, W .
CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING 2001, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, :1259-1264
[42]   Reliable Power Efficient Systems through Run-time Reconfiguration [J].
El-Araby, Nahla ;
Jantsch, Axel .
2022 20TH IEEE INTERREGIONAL NEWCAS CONFERENCE (NEWCAS), 2022, :347-351
[43]   Dynamic hardware plugins in an FPGA with partial run-time reconfiguration [J].
Horta, EL ;
Lockwood, JW ;
Taylor, DE ;
Parlour, D .
39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, :343-348
[44]   A parallel configuration model for reducing the run-time reconfiguration overhead [J].
Qu, Yang ;
Soininen, Juha-Pekka ;
Nurmi, Jari .
2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, :963-+
[45]   Improving functional density using run-time circuit reconfiguration [J].
Wirthlin, MJ ;
Hutchings, BL .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (02) :247-256
[46]   A versatile policy toolkit supporting run-time policy reconfiguration [J].
Richard John Anthony .
Cluster Computing, 2008, 11 :287-298
[47]   Netlist partitioning for FPGA-based run-time reconfiguration [J].
Dueck, S ;
Kinsner, W .
IEEE CCEC 2002: CANADIAN CONFERENCE ON ELECTRCIAL AND COMPUTER ENGINEERING, VOLS 1-3, CONFERENCE PROCEEDINGS, 2002, :584-590
[48]   ACEcard™:: A high-performance architecture for run-time reconfiguration [J].
Davis, D ;
Harris, J .
FIRST MERGED INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, 1998, :616-619
[49]   Run-time reconfiguration for emulating transient faults in VLSI systems [J].
de Andres, David ;
Ruiz, Juan Carlos ;
Gil, Daniel ;
Gil, Pedro .
DSN 2006 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2006, :291-300
[50]   FPGA implementation of dynamic run-time behavior reconfiguration in robots [J].
Tadigotla, V. ;
Sliger, L. ;
Commuri, S. .
PROCEEDINGS OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT CONTROL, 2006, :217-+