Fast run-time reconfiguration for SEU injection

被引:0
作者
de Andrés, D [1 ]
Albaladejo, J [1 ]
Lemus, L [1 ]
Gil, P [1 ]
机构
[1] Univ Politecn Valencia, Fault Tolerant Syst Res Grp, DISCA ETS Informat Aplicada, E-46021 Valencia, Spain
来源
DEPENDABLE COMPUTING - EDCC-5, PROCEEDINGS | 2005年 / 3463卷
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Mission critical systems are computer-based control systems that people depend on, often for their livelihoods, sometimes for their lives. As the integration scale of VLSI increases, computer-based systems are more prone to be affected by Single Event Upsets (SEUs). FPGAs have proven to be very useful devices for the injection of SEUs in order to assess the dependability of those systems. The conventional approach for injecting SEUs following the Run-Time Reconfiguration methodology involves reconfiguration times dependent on the complexity of the model. In case of complex models, it will greatly increase the execution time of fault injection experiments. This paper presents a new approach for the injection of SEUs into the memory elements of the system under test by means of FPGAs. This approach takes benefit of the FPGA architecture to minimise the reconfiguration time for SEU injection, obtaining an speed-up of near two orders of magnitude.
引用
收藏
页码:230 / 245
页数:16
相关论文
共 50 条
[31]   On Energy Efficiency of Reconfigurable Systems with Run-Time Partial Reconfiguration [J].
Liu, Shaoshan ;
Pittman, Richard Neil ;
Forin, Alessandro ;
Gaudiot, Jean-Luc .
21ST IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2010,
[32]   Run-time minimization of reconfiguration overhead in dynamically reconfigurable systems [J].
Resano, J ;
Mozos, D ;
Verkest, D ;
Vernalde, S ;
Catthoor, F .
FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 :585-594
[33]   Run-time mapping for dynamic reconfiguration management in embedded systems [J].
Benoit, Pascal ;
Torres, Lionel ;
Sassatelli, Gilles ;
Robert, Michel ;
Saint-Jean, Nicolas .
INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2010, 4 (3-4) :276-291
[34]   Improving functional density using run-time circuit reconfiguration [J].
Wirthlin, Michael J. ;
Hutchings, Brad L. .
1998, IEEE, Piscataway, NJ, United States (06)
[35]   A multilayer framework supporting autonomous run-time partial reconfiguration [J].
Tan, Heng ;
DeMara, Ronald F. .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (05) :504-516
[36]   High speed homology search using run-time reconfiguration [J].
Yamaguchi, Y ;
Miyajima, Y ;
Maruyama, T ;
Konagaya, A .
FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 :281-291
[37]   Run-time reconfiguration of FPGA-based drive controllers [J].
Schulz, B. ;
Paiz, C. ;
Hagemeyer, J. ;
Mathapati, S. ;
Porrmann, M. ;
Boecker, J. .
2007 EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS, VOLS 1-10, 2007, :4648-+
[38]   Run-time reconfiguration of tandem inverter for induction motor drives [J].
Vasarhelyi, Jozsef ;
Imecs, Maria ;
Szabo, Csaba ;
Incze, Ioan Iov .
2006 12TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE, VOLS 1-4, 2006, :1817-+
[39]   A versatile policy toolkit supporting run-time policy reconfiguration [J].
Anthony, Richard John .
CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2008, 11 (03) :287-298
[40]   Partial run-time reconfiguration of FPGA for computer vision applications [J].
Birla, Manish ;
Vikrani, K. N. .
2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, :3344-+