Fast run-time reconfiguration for SEU injection

被引:0
作者
de Andrés, D [1 ]
Albaladejo, J [1 ]
Lemus, L [1 ]
Gil, P [1 ]
机构
[1] Univ Politecn Valencia, Fault Tolerant Syst Res Grp, DISCA ETS Informat Aplicada, E-46021 Valencia, Spain
来源
DEPENDABLE COMPUTING - EDCC-5, PROCEEDINGS | 2005年 / 3463卷
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Mission critical systems are computer-based control systems that people depend on, often for their livelihoods, sometimes for their lives. As the integration scale of VLSI increases, computer-based systems are more prone to be affected by Single Event Upsets (SEUs). FPGAs have proven to be very useful devices for the injection of SEUs in order to assess the dependability of those systems. The conventional approach for injecting SEUs following the Run-Time Reconfiguration methodology involves reconfiguration times dependent on the complexity of the model. In case of complex models, it will greatly increase the execution time of fault injection experiments. This paper presents a new approach for the injection of SEUs into the memory elements of the system under test by means of FPGAs. This approach takes benefit of the FPGA architecture to minimise the reconfiguration time for SEU injection, obtaining an speed-up of near two orders of magnitude.
引用
收藏
页码:230 / 245
页数:16
相关论文
共 50 条
[21]   Partially run-time reconfiguration and its implementation on FPGA [J].
Department of Computer Science and Technology, Nankai University, Tianjin 300071, China .
Jisuanji Gongcheng, 2006, 14 (224-226)
[22]   Support for partial run-time reconfiguration of platform FPGAs [J].
Silva, Miguel L. ;
Ferreira, Joao Canas .
JOURNAL OF SYSTEMS ARCHITECTURE, 2006, 52 (12) :709-726
[23]   Run-Time Reconfiguration of Expandable Cache for Embedded Systems [J].
Hsieh, Ang-Chih ;
Hwang, TingTing .
2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, :207-210
[24]   Interprocedural Compiler Optimization for Partial Run-Time Reconfiguration [J].
Elena Moscu Panainte ;
Koen Bertels ;
Stamatis Vassiliadis .
Journal of VLSI signal processing systems for signal, image and video technology, 2006, 43 :161-172
[25]   Run-Time Reconfiguration of Expandable Cache for Embedded Systems [J].
Hsieh, Ang-Chih ;
Hwang, Ting Ting .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (10) :1863-1875
[26]   Run-time Reconfiguration of NoC in Xilinx ACAP Architecture [J].
Gupta, Aman ;
Ahmed, Sagheer ;
Jain, Abhishek Kumar ;
Arbel, Ygal ;
Morshed, Abbas ;
Schultz, David .
2020 13TH INTERNATIONAL WORKSHOP ON NETWORK ON CHIP ARCHITECTURES, NOCARC 2020, 2020, :5-10
[27]   Automating elimination of idle functions by run-time reconfiguration [J].
Niu, Xinyu ;
Chau, Thomas C. P. ;
Jin, Qiwei ;
Luk, Wayne ;
Liu, Qiang .
2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2013, :97-104
[28]   Enhancing relocatability of partial bitstreams for run-time reconfiguration [J].
Becker, Tobias ;
Luk, Wayne ;
Cheung, Peter Y. K. .
FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2007, :35-+
[29]   Interprocedural compiler optimization for partial run-time reconfiguration [J].
Panainte, Elena Moscu ;
Bertels, Koen ;
Vassiliadis, Stamatis .
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2006, 43 (2-3) :161-172
[30]   Run-Time Reconfiguration Strategy and Implementation of Time-Triggered Networks [J].
Li, Ji ;
Xiong, Huagang ;
Li, Qiao ;
Xiong, Feng ;
Feng, Jiaying .
ELECTRONICS, 2022, 11 (09)