Fast run-time reconfiguration for SEU injection

被引:0
|
作者
de Andrés, D [1 ]
Albaladejo, J [1 ]
Lemus, L [1 ]
Gil, P [1 ]
机构
[1] Univ Politecn Valencia, Fault Tolerant Syst Res Grp, DISCA ETS Informat Aplicada, E-46021 Valencia, Spain
来源
DEPENDABLE COMPUTING - EDCC-5, PROCEEDINGS | 2005年 / 3463卷
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Mission critical systems are computer-based control systems that people depend on, often for their livelihoods, sometimes for their lives. As the integration scale of VLSI increases, computer-based systems are more prone to be affected by Single Event Upsets (SEUs). FPGAs have proven to be very useful devices for the injection of SEUs in order to assess the dependability of those systems. The conventional approach for injecting SEUs following the Run-Time Reconfiguration methodology involves reconfiguration times dependent on the complexity of the model. In case of complex models, it will greatly increase the execution time of fault injection experiments. This paper presents a new approach for the injection of SEUs into the memory elements of the system under test by means of FPGAs. This approach takes benefit of the FPGA architecture to minimise the reconfiguration time for SEU injection, obtaining an speed-up of near two orders of magnitude.
引用
收藏
页码:230 / 245
页数:16
相关论文
共 50 条
  • [1] Using run-time reconfiguration for fault injection applications
    Antoni, L
    Leveugle, R
    Fehér, B
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2003, 52 (05) : 1468 - 1473
  • [2] Using run-time reconfiguration for fault injection applications
    Antoni, L
    Leveugle, R
    Fehér, B
    IMTC/2001: PROCEEDINGS OF THE 18TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3: REDISCOVERING MEASUREMENT IN THE AGE OF INFORMATICS, 2001, : 1773 - 1777
  • [3] Using run-time reconfiguration for fault injection in hardware prototypes
    Antoni, L
    Leveugle, R
    Fehér, B
    IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2000, : 405 - 413
  • [4] Using run-time reconfiguration for fault injection in hardware prototypes
    Antoni, L
    Leveugle, R
    Fehér, B
    17TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2002, : 245 - 253
  • [5] Run-time reconfiguration at Xilinx
    Guccione, SA
    PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 2000, 1800 : 873 - 873
  • [6] Viable run-time reconfiguration of hardware
    Hughes, K
    Gunther, B
    PROCEEDINGS OF THE 3RD AUSTRALASIAN COMPUTER ARCHITECTURE CONFERENCE, ACAC'98, 1998, 20 (04): : 67 - 74
  • [7] Temporal placement for run-time reconfiguration
    Nahas, Carlos
    Guevara, Ricardo Villalobos
    Groza, Voicu
    2006 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-5, 2006, : 2107 - +
  • [8] Dynamic objects: Supporting fast and easy run-time reconfiguration in FPGAs
    Daniel Dondo, Julio
    Barba, Jesus
    Rincon, Fernando
    Moya, Francisco
    Carlos Lopez, Juan
    JOURNAL OF SYSTEMS ARCHITECTURE, 2013, 59 (01) : 1 - 15
  • [9] Design advantages of run-time reconfiguration
    Guccione, SA
    Levi, D
    RECONFIGURABLE TECHNOLOGY: FPGAS FOR COMPUTING AND APPLICATIONS, 1999, 3844 : 87 - 92
  • [10] A dynamic reconfiguration run-time system
    Burns, J
    Donlin, A
    Hogg, J
    Singh, S
    deWit, M
    5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 1997, : 66 - 75