Improvement of ZVS Range and Current Quality of the Nine-Switch Single-Stage AC&x2013;DC Converter

被引：18
作者：
Ali, Kawsar [1 ]
Dube, Sunil Kumar [2 ]
Das, Pritam [2 ]
Peng, Jimmy Chih-Hsien [3 ]
Rogers, Daniel J. [1 ]
机构：
[1] Univ Oxford, Dept Engn Sci, Oxford OX1 2JD, England
[2] SUNY Binghamton, Dept Elect & Comp Engn, Binghamton, NY 13902 USA
[3] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 119077, Singapore
来源：
IEEE TRANSACTIONS ON POWER ELECTRONICS | 2020年 / 35卷 / 05期
基金：
英国工程与自然科学研究理事会;
关键词：
Zero voltage switching; Logic gates; Space vector pulse width modulation; Legged locomotion; Voltage control; Switches; Back-to-back (BTB) converter; loss computation; nine-switch converter; single-stage converter; zero-voltage switching (ZVS); 12-switch converter; PULSEWIDTH MODULATION; DC CONVERTER; 3-PHASE; TRANSFORMER; DESIGN;
D O I：
10.1109/TPEL.2019.2947151
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The nine-switch single-stage three-phase ac & x2013;dc isolated converter integrates a three-phase active front-end ac & x2013;dc converter and a three-phase high-frequency galvanically isolated dc & x2013;dc converter in one stage, leading to a device count reduction of 25 & x0025; compared to an equivalent two-stage configuration. The advantage of the nine-switch converter can be truly realized if it can achieve similar efficiency and input current quality as a two-stage converter. In this article, a design methodology is proposed, which ensures zero-voltage switching of the bottom and the middle switches of the nine-switch converter for the entire line cycle and also reduces its input current total harmonic distortion below 5 & x0025;. By implementing space vector pulsewidth modulation, the dc-link voltage of the nine-switch converter is reduced to the level of an equivalent two-stage converter. The analytical claims are verified with a 3-kW laboratory prototype operating at 400-V ac input, 800-V dc-link voltage, and 380-V isolated dc output voltage.
引用
收藏
页码：4658 / 4668
页数：11
相关论文
共 36 条
[11]   Pulsewidth Locked Loop (PWLL) for Automatic Resonant Frequency Tracking in LLC DC-DC Transformer (LLC-DCX) [J].
Feng, Weiyi ;
Mattavelli, Paolo ;
Lee, Fred C. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2013, 28 (04) :1862-1869
[12]   Three-Phase Single-Stage-Isolated Cuk-Based PFC Converter [J].
Gangavarapu, Sivanagaraju ;
Rathore, Akshay Kumar ;
Fulwani, Deepak M. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2019, 34 (02) :1798-1808
[13]   Optimal Pulsewidth Modulation of Nine-Switch Converter [J].
Gao, Feng ;
Zhang, Lei ;
Li, Ding ;
Loh, Poh Chiang ;
Tang, Yi ;
Gao, Houlei .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2010, 25 (09) :2331-2343
[14]   A novel soft-switching high-frequency transformer isolated three-phase AC-to-DC converter with low harmonic distortion [J].
Hamdad, FS ;
Bhat, AKS .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2004, 19 (01) :35-45
[15]   Simple analytical and graphical methods for carrier-based PWM-VSI drives [J].
Hava, AM ;
Kerkman, RJ ;
Lipo, TA .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 1999, 14 (01) :49-61
[16]  
Holmes D. G., 2003, PULSE WIDTH MODULATI, V18
[17]   PULSEWIDTH MODULATION FOR ELECTRONIC POWER CONVERSION [J].
HOLTZ, J .
PROCEEDINGS OF THE IEEE, 1994, 82 (08) :1194-1214
[18]   Asymmetrical pulse-width-modulated resonant DC/DC converter topologies [J].
Jain, PK ;
StMartin, A ;
Edwards, G .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 1996, 11 (03) :413-422
[19]   The Single-Stage Taipei Rectifier-Design Consideration and Performance Evaluation [J].
Jang, Yungtaek ;
Jovanovic, Milan M. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2014, 29 (11) :5706-5714
[20]   Dead-time distortion in generalized selective harmonic control [J].
Khaligh, Alireza ;
Wells, Jason R. ;
Chapman, Patrick L. ;
Krein, Philip T. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (03) :1511-1517
1234