Evaluation of fully-integrated switching regulators for CMOS process technologies

被引：34

作者：

Lee, Jaeseo ^{[1
]}

Hatcher, Geoff

Vandenberghe, Lieven

Yang, Chih-Kong Ken

机构：

[1] Adv Micro Devices Inc, Santa Clara, CA 95054 USA

[2] Univ Calif Los Angeles, Los Angeles, CA 90095 USA

来源：

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2007年 / 15卷 / 09期

关键词：

CMOS integrated circuits; dc-dc converters; low power; on-chip power regulation; switching regulators;

D O I：

10.1109/TVLSI.2007.902204

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a feasibile study of fully-integrated switching voltage regulators for power-optimized systems-on-chip (SoCs). In order to evaluate the power efficiency across a number of design variables, a compact macro-model of a regulator is created and validated. A key focus of the study is on the characteristics of the active and passive devices that are needed in order to maximize the efficiency of an on-chip regulator. With the macro-model, geometric programming is used to find the optimal characteristics for a given set of constraints such as load condition, process technology, and area. The achievable efficiencies for various current loads and across a range of technologies from 0.35-mu m to 90-nm CMOS process are analyzed. The power efficiency is found to be strongly dependent on the inductor technology and over 70% efficiency is possible with advanced inductor technologies.

引用

页码：1017 / 1027

页数：11

共 15 条

[1] High-frequency microinductors with amorphous magnetic ground planes [J].

Crawford, AM ;

Gardner, D ;

Wang, SX .

IEEE TRANSACTIONS ON MAGNETICS, 2002, 38 (05) :3168-3170

[2] Complementary adiabatic and fully adiabatic MOS logic families for gigascale integration [J].

De, VK ;

Meindl, JD .

1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 :298-299

[3]

Gardner D, 2001, IEEE INT INTERC TECH, P101, DOI 10.1109/IITC.2001.930029

[4] Optimal design of a CMOS op-amp via geometric programming [J].

Hershenson, MD ;

Boyd, SP ;

Lee, TH .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (01) :1-21

[5] Techniques for improving the accuracy of geometric-programming based analog circuit design optimization [J].

Kim, J ;

Lee, J ;

Vandenberghe, L ;

Yang, CKK .

ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, :863-870

[6] The modeling, characterization, and design of monolithic inductors for silicon RF IC's [J].

Long, JR ;

Copeland, MA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (03) :357-369

[7] RETRACTED: A 0.16-2.55-GHz CMOS active clock deskewing PLL using analog phase interpolation (Retracted Article) [J].

Maxim, A .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (01) :110-131

[8] Simple accurate expressions for planar spiral inductances [J].

Mohan, SS ;

Hershenson, MD ;

Boyd, SP ;

Lee, TH .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (10) :1419-1424

[9] A 400-MT/s 6.4-GB/s multiprocessor bus interface [J].

Muljono, H ;

Lee, BT ;

Tian, YM ;

Wang, YB ;

Atha, M ;

Huang, T ;

Adachi, M ;

Rusu, S .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (11) :1846-1856

[10] A high-efficiency variable-voltage CMOS dynamic dc-dc switching regulator [J].

Namgoong, W ;

Yu, MC ;

Meng, T .

1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 :380-381

← 1 2 →