FABRICATION OF HIGH ASPECT RATIO THROUGH SILICON VIAS (TSVs) BY MAGNETIC ASSEMBLY OF NICKEL WIRES

被引:0
|
作者
Fischer, A. C. [1 ]
Roxhed, N. [1 ]
Haraldsson, T. [1 ]
Heinig, N. [1 ]
Stemme, G. [1 ]
Niklaus, F. [1 ]
机构
[1] KTH Royal Inst Technol, Stockholm, Sweden
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Three-dimensional (3D) integration of electronics and/or MEMS-based transducers is an emerging technology that vertically interconnects stacked dies using through silicon vias (TSVs). They enable the realization of devices with shorter signal lengths, smaller packages and lower parasitic capacitances, which can result in higher performance and lower costs of the system. This paper presents a novel low-cost fabrication technique for solid metal-filled TSVs using nickel wires as conductive path. The wires are placed in the via hole of a silicon wafer by magnetic self-assembly. This metal filling technique enables through-wafer vias with high aspect ratios and potentially eliminates characteristic cost drivers of the TSV production such as metallization processes, wafer thinning and general issues associated with thin-wafer handling.
引用
收藏
页码:37 / 40
页数:4
相关论文
共 50 条
  • [31] INTERFACIAL DELAMINATION BETWEEN THROUGH SILICON VIAS (TSVS) AND SILICON MATRIX
    Lu, Kuan Hsun
    Ryu, Suk-Kyu
    Zhao, Qiu
    Huang, Rui
    Ho, Paul S.
    PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION 2010, VOL 4, 2012, : 117 - 124
  • [32] Superconformal Bottom-Up Gold Deposition in High Aspect Ratio Through Silicon Vias
    Josell, D.
    Moffat, T. P.
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2017, 164 (06) : D327 - D334
  • [33] High aspect ratio copper through-silicon-vias for 3D integration
    Song, Chongshen
    Wang, Zheyao
    Chen, Qianwen
    Cai, Jian
    Liu, Litian
    MICROELECTRONIC ENGINEERING, 2008, 85 (10) : 1952 - 1956
  • [34] Highly conformal polyimide liner deposition in high-aspect-ratio through silicon vias
    Ding, Yingtao
    Yan, Yangyang
    Xiong, Miao
    Wang, Shiwei
    Chen, Qianwen
    Chen, Zhiming
    MICRO & NANO LETTERS, 2016, 11 (05) : 253 - 255
  • [35] Silicon interposer with TSVs (through silicon vias) and fine multilayer wiring
    Sunohara, Masahiro
    Tokunaga, Takayuki
    Kurihara, Takashi
    Higashi, Mitsutoshi
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 847 - 852
  • [36] Integrated Process for High Aspect Ratio Through Glass Vias
    Kai, Xue
    Feng, Jiang
    Heng, Wu
    Zhou, Xiufeng
    Ming, Xuefei
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 1451 - 1454
  • [37] Bottom-up copper electroplating using transfer wafers for fabrication of high aspect-ratio through-silicon-vias
    Song, Chongshen
    Wang, Zheyao
    Liu, Litian
    MICROELECTRONIC ENGINEERING, 2010, 87 (03) : 510 - 513
  • [38] Reliability of through-silicon-vias (TSVs) with benzocyclobutene liners
    Chen, Qianwen
    Yu, Wuyang
    Huang, Cui
    Tan, Zhimin
    Wang, Zheyao
    MICROELECTRONICS RELIABILITY, 2013, 53 (05) : 725 - 732
  • [39] Nonlinear multiphoton modification of glass substrates for fabrication of high aspect ratio through-glass vias
    Lee, Min-Kai
    Yu, Jyun-Zong
    Chang, Hsin-Yu
    Chang, Chia-Yuan
    Liu, Chien-Sheng
    Lin, Pai-Chen
    AIP ADVANCES, 2022, 12 (05)
  • [40] An Experimental Verified Model for Cu Electrodeposition Simulation for the Filling of High Aspect Ratio Through Silicon Vias
    Wu, Heng
    Tang, Zhen-an
    Wang, Zhu
    Cheng, Wan
    Song, Chongsheng
    Yu, Daquan
    Wan, Lixi
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 2366 - 2370