FABRICATION OF HIGH ASPECT RATIO THROUGH SILICON VIAS (TSVs) BY MAGNETIC ASSEMBLY OF NICKEL WIRES

被引:0
|
作者
Fischer, A. C. [1 ]
Roxhed, N. [1 ]
Haraldsson, T. [1 ]
Heinig, N. [1 ]
Stemme, G. [1 ]
Niklaus, F. [1 ]
机构
[1] KTH Royal Inst Technol, Stockholm, Sweden
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Three-dimensional (3D) integration of electronics and/or MEMS-based transducers is an emerging technology that vertically interconnects stacked dies using through silicon vias (TSVs). They enable the realization of devices with shorter signal lengths, smaller packages and lower parasitic capacitances, which can result in higher performance and lower costs of the system. This paper presents a novel low-cost fabrication technique for solid metal-filled TSVs using nickel wires as conductive path. The wires are placed in the via hole of a silicon wafer by magnetic self-assembly. This metal filling technique enables through-wafer vias with high aspect ratios and potentially eliminates characteristic cost drivers of the TSV production such as metallization processes, wafer thinning and general issues associated with thin-wafer handling.
引用
收藏
页码:37 / 40
页数:4
相关论文
共 50 条
  • [21] Wafer Scale Insulation of High Aspect Ratio Through-Silicon Vias by iCVD
    Jousseaume, Vincent
    Guerin, Chloe
    Ichiki, Kazuya
    Lagrange, Melanie
    Altemus, Bruce
    Zavvou, Chara
    Veillerot, Marc
    Mourier, Thierry
    Faguet, Jacques
    ACS APPLIED MATERIALS & INTERFACES, 2024, 16 (24) : 31624 - 31635
  • [22] Reliability challenges for barrier/liner system in high aspect ratio through silicon vias
    Li, Yunlong
    Van Huylenbroeck, Stefaan
    Van Besien, Els
    Shi, Xiaoping
    Wu, Chen
    Stucchi, Michele
    Beyer, Gerald
    Beyne, Eric
    De Wolf, Ingrid
    Croes, Kristof
    MICROELECTRONICS RELIABILITY, 2014, 54 (9-10) : 1949 - 1952
  • [23] Formation of High-Aspect-Ratio Through Silicon Vias (TSVs) with A Broad Range of Diameter by Uniform Metal-assisted Chemical Etching (MaCE)
    Li, Liyi
    Wong, C. P.
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1746 - 1751
  • [24] Fabrication and Electrical Characterization of High Aspect Ratio Through-Silicon Vias with Polyimide Liner for 3D Integration
    Chen, Xuyan
    Chen, Zhiming
    Xiao, Lei
    Hao, Yigang
    Wang, Han
    Ding, Yingtao
    Zhang, Ziyue
    MICROMACHINES, 2022, 13 (07)
  • [25] Electrical and optical Through Silicon Vias (TSVs) for high frequency photonic applications
    Kraft, J.
    Meinhardt, G.
    Molnar, K.
    Bodner, T.
    Schrank, F.
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 2389 - 2393
  • [26] Electroless plating of nickel on silicon for fabrication of high-aspect-ratio microstructures
    Furukawa, S
    Mehregany, M
    SENSORS AND ACTUATORS A-PHYSICAL, 1996, 56 (03) : 261 - 266
  • [27] Superconformal Bottom-Up Cobalt Deposition in High Aspect Ratio Through Silicon Vias
    Josell, D.
    Silva, M.
    Moffat, T. P.
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2016, 163 (14) : D809 - D817
  • [28] The Michelangelo step: removing scalloping and tapering effects in high aspect ratio through silicon vias
    Simone Frasca
    Rebecca C. Leghziel
    Ivo N. Arabadzhiev
    Benoît Pasquier
    Grégoire F. M. Tomassi
    Sandro Carrara
    Edoardo Charbon
    Scientific Reports, 11
  • [29] The Michelangelo step: removing scalloping and tapering effects in high aspect ratio through silicon vias
    Frasca, Simone
    Leghziel, Rebecca C.
    Arabadzhiev, Ivo N.
    Pasquier, Benoit
    Tomassi, Gregoire F. M.
    Carrara, Sandro
    Charbon, Edoardo
    SCIENTIFIC REPORTS, 2021, 11 (01)
  • [30] Superconformal Bottom-Up Cobalt Deposition in High Aspect Ratio Through Silicon Vias
    Josell, D.
    Silva, M.
    Moffat, T. P.
    MAGNETIC MATERIALS PROCESSES AND DEVICES 14, 2016, 75 (02): : 25 - 30