Optimized sorting network for successive cancellation list decoding of polar codes

被引：3

作者：

Wang, Kun ^{[1
]}

Li, Li ^{[1
]}

Han, Feng ^{[1
]}

Feng, Fan ^{[1
]}

Lin, Jun ^{[1
]}

Fu, Yuxiang ^{[1
]}

Sha, Jin ^{[1
]}

机构：

[1] Nanjing Univ, Sch Elect Sci & Engn, Nanjing 210023, Jiangsu, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2017年 / 14卷 / 18期

关键词：

bitonic sorter; hybrid sorter; polar codes; successive cancellation list decoding;

D O I：

10.1587/elex.14.20170735

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we propose an optimized bitonic sorting architecture and a hybrid sorting architecture for addressing the sorting problem of successive cancellation list decoders for polar codes. Since half of the 2L metrics are already sorted, lots of redundant sorting operations can be deleted. According to this property and the characteristics of the sorting network, we put forward several optimization strategies to reduce the compare-and-exchange units and the pipeline depths. For the list size L <= 32, the synthesis results show that the area of proposed hybrid sorter is at least 22% smaller than existing sorters, and the latency is at least 25% smaller.

引用

页数：11

共 10 条

[1] Channel Polarization: A Method for Constructing Capacity-Achieving Codes for Symmetric Binary-Input Memoryless Channels [J].

Arikan, Erdal .

IEEE TRANSACTIONS ON INFORMATION THEORY, 2009, 55 (07) :3051-3073

[2]

Balatsoukas-Stimming A., 2015, IEEE INT S CIRC IEIC, DOI [10.1109/ISCAS.2015.7169066, DOI 10.1109/ISCAS.2015.7169066]

[3] LLR-Based Successive Cancellation List Decoding of Polar Codes [J].

Balatsoukas-Stimming, Alexios ;

Parizi, Mani Bastani ;

Burg, Andreas .

IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2015, 63 (19) :5165-5179

[4] Hardware Architecture for List Successive Cancellation Decoding of Polar Codes [J].

Balatsoukas-Stimming, Alexios ;

Raymond, Alexandre J. ;

Gross, Warren J. ;

Burg, Andreas .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (08) :609-613

[5]

Batcher K.E., 1968, P AFIPS SPRING JOINT, P307, DOI DOI 10.1145/1468075.1468121

[6] Modular Design of High-Throughput, Low-Latency Sorting Units [J].

Farmahini-Farahani, Amin ;

Duwe, Henry J., III ;

Schulte, Michael J. ;

Compton, Katherine .

IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (07) :1389-1402

[7] Efficient Sorting Architecture for Successive-Cancellation-List Decoding of Polar Codes [J].

Kong, Byeong Yong ;

Yoo, Hoyoung ;

Park, In-Cheol .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (07) :673-677

[8] An Efficient List Decoder Architecture for Polar Codes [J].

Lin, Jun ;

Yan, Zhiyuan .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (11) :2508-2518

[9] CRC-Aided Decoding of Polar Codes [J].

Niu, Kai ;

Chen, Kai .

IEEE COMMUNICATIONS LETTERS, 2012, 16 (10) :1668-1671

[10] List Decoding of Polar Codes [J].

Tal, Ido ;

Vardy, Alexander .

IEEE TRANSACTIONS ON INFORMATION THEORY, 2015, 61 (05) :2213-2226

← 1 →