A Nonpiecewise Model for Long-Channel Junctionless Cylindrical Nanowire FETs

被引：55
作者：
Duarte, Juan P. [1 ]
Choi, Sung-Jin [1 ]
Moon, Dong-Il [1 ]
Choi, Yang-Kyu [1 ]
机构：
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn, Taejon 305701, South Korea
来源：
IEEE ELECTRON DEVICE LETTERS | 2012年 / 33卷 / 02期
基金：
新加坡国家研究基金会;
关键词：
Bulk current; compact model; cylindrical nanowire (NW) FET; junctionless (JL) transistor; semiconductor device modeling; surface current; DOUBLE-GATE;
D O I：
10.1109/LED.2011.2174770
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A nonpiecewise drain current model is formulated for long-channel junctionless (JL) cylindrical nanowire (CN) FETs. It is obtained by using the Pao-Sah integral and a continuous charge model, which is derived by extending the parabolic potential approximation in all regions of the device operation. The proposed nonpiecewise model analytically describes the bulk and surface current mechanisms in JL CN FETs from the subthreshold region through the linear region to the saturation region without any fitting parameters. In addition, for each of these operation regions, the model reduces to simple expressions that explain the working principle of JL CN FETs. The model is compared with numerical simulations and shows good agreement.
引用
收藏
页码：155 / 157
页数：3
相关论文
共 14 条
  • [1] [Anonymous], 2008, ATL US MAN DEV SIM S
  • [2] Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's
    Auth, CP
    Plummer, JD
    [J]. IEEE ELECTRON DEVICE LETTERS, 1997, 18 (02) : 74 - 76
  • [3] Colinge JP, 2010, NAT NANOTECHNOL, V5, P225, DOI [10.1038/nnano.2010.15, 10.1038/NNANO.2010.15]
  • [4] CONDUCTION MECHANISMS IN THIN-FILM ACCUMULATION-MODE SOI P-CHANNEL MOSFETS
    COLINGE, JP
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (03) : 718 - 723
  • [5] Simple Analytical Bulk Current Model for Long-Channel Double-Gate Junctionless Transistors
    Duarte, Juan P.
    Choi, Sung-Jin
    Moon, Dong-Il
    Choi, Yang-Kyu
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (06) : 704 - 706
  • [6] A Full-Range Drain Current Model for Double-Gate Junctionless Transistors
    Duarte, Juan Pablo
    Choi, Sung-Jin
    Choi, Yang-Kyu
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (12) : 4219 - 4225
  • [7] Theory of the Junctionless Nanowire FET
    Gnani, Elena
    Gnudi, Antonio
    Reggiani, Susanna
    Baccarani, Giorgio
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (09) : 2903 - 2910
  • [8] Continuous analytic I-V model for surrounding-gate MOSFETs
    Jiménez, D
    Iñíguez, B
    Suñé, J
    Marsal, LF
    Pallarès, J
    Roig, J
    Flores, D
    [J]. IEEE ELECTRON DEVICE LETTERS, 2004, 25 (08) : 571 - 573
  • [9] EFFECTS OF DIFFUSION CURRENT ON CHARACTERISTICS OF METAL-OXIDE (INSULATOR)-SEMICONDUCTOR TRANSISTORS
    PAO, HC
    SAH, CT
    [J]. SOLID-STATE ELECTRONICS, 1966, 9 (10) : 927 - +
  • [10] Charge-Based Modeling of Junctionless Double-Gate Field-Effect Transistors
    Sallese, Jean-Michel
    Chevillon, Nicolas
    Lallement, Christophe
    Iniguez, Benjamin
    Pregaldiny, Fabien
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (08) : 2628 - 2637
12