Synthesis of low-power asynchronous circuits in a specified environment

被引：0
|
作者：
Nowick, SM
Theobald, M
机构：
来源：
1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS | 1997年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We introduce a new method for the synthesis of power-optimal asynchronous control circuits. The method includes two steps: (i) an exact algorithm for 2-level synthesis, and (ii) heuristic algorithms for multi-level synthesis. Unlike most existing synchronous algorithms, we incorporate both temporal dependence and glitch activity in our model to guide synthesis. Results, using only our 2-level minimization, show power reduction up to 33%.
引用
收藏
页码：92 / 95
页数：4
相关论文
共 50 条
  • [1] Designing asynchronous standby circuits for a low-power pager
    Kessels, J
    Marston, P
    PROCEEDINGS OF THE IEEE, 1999, 87 (02) : 257 - 267
  • [2] Designing asynchronous standby circuits for a low-power pager
    Kessels, J
    Marston, P
    THIRD INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 1997, : 268 - 278
  • [3] ASYNCHRONOUS CIRCUITS FOR LOW-POWER - A DCC ERROR CORRECTOR
    VANBERKEL, K
    BURGESS, R
    KESSELS, J
    RONCKEN, M
    SCHALIJ, F
    PEETERS, A
    IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (02): : 22 - 32
  • [4] Asynchronous design for high-speed and low-power circuits
    Beerel, Peter A.
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 669 - 669
  • [5] VLSI circuits for low-power high-speed asynchronous addition
    Perri, S
    Corsonello, P
    Cocorullo, G
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (05) : 608 - 613
  • [6] Phase assignment for synthesis of low-power domino circuits
    Patra, P
    Narayanan, U
    Kim, T
    ELECTRONICS LETTERS, 2001, 37 (13) : 814 - 816
  • [7] Fine-grain asynchronous circuits for low-power high performance dsp implementations
    Garnica, O
    Lanchares, J
    Hermida, R
    2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 519 - 528
  • [8] Design and implementation of low-power asynchronous
    Ma, Yi-Di
    Hou, Jian-Jun
    Ma, Yuan-Yuan
    Beijing Jiaotong Daxue Xuebao/Journal of Beijing Jiaotong University, 2006, 30 (02): : 61 - 64
  • [9] A pseudo delay-insensitive timing model to synthesising low-power asynchronous circuits
    Garnica, O
    Lanchares, J
    Hermida, R
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 810 - 810
  • [10] A Logic Synthesis Methodology for Low-Power Ternary Logic Circuits
    Kim, Sunmean
    Lee, Sung-Yun
    Park, Sunghye
    Kim, Kyung Rok
    Kang, Seokhyeong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (09) : 3138 - 3151
12345