FPGA-Based Sobel Edge Detector Implementation for Real-Time Applications

被引:0
|
作者
El Hajjouji, Ismail [1 ]
El Mourabit, Aimad [1 ]
Ezzine, Abdelhak [1 ]
Asrih, Zakaria [1 ]
Mars, Salah [1 ]
机构
[1] Natl Sch Appl Sci, Lab Informat & Commun Technol, Tangier, Morocco
关键词
Sobel edges detection; Field Programmable Gate Arrays (FPGA); Real-time; Dual threshold; Video processing;
D O I
10.1007/978-3-319-30298-0_77
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes an implementation of real-time edge detection algorithm based on Field Programmable Gate Arrays (FPGA). The presented block is the first step for an embedded application for automotive system. From the nature of the application, challenges were hard real time constraints, robust edges detection with optimized hardware resources. In order to respect the requirements our choice is an implementation of the Sobel detector for its better compromise noise/material resources. Furthermore, to enhance noise performances of our architecture, we implement a dual threshold instead of a one threshold in the final stage of the detector. The obtained results show that proposed edge detector can reliably detect edges even if in the presence of luminance variation, using optimal hardware resources.
引用
收藏
页码:681 / 686
页数:6
相关论文
共 50 条
  • [21] A generic FPGA-based detector readout and real-time image processing board
    Sarpotdar, Mayuresh
    Mathew, Joice
    Safonova, Margarita
    Murthy, Jayant
    HIGH ENERGY, OPTICAL, AND INFRARED DETECTORS FOR ASTRONOMY VII, 2016, 9915
  • [22] FPGA-based Real-time Abnormal Packet Detector for Critical Industrial Network
    Kang, Jiwoong
    Kim, Taein
    Park, Jaehyun
    2019 IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS (ISCC), 2019, : 1199 - 1203
  • [23] ABLUR: an FPGA-based adaptive deblurring core for real-time applications
    Farulla, Giuseppe Airo
    Indaco, Marco
    Prinetto, Paolo
    Rolfo, Daniele
    Trotta, Pascal
    2014 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS), 2014, : 104 - 111
  • [24] FPGA-Based Platform for Real-Time Internet
    Wielgosz, Maciej
    Panggabean, Mauritz
    Chilwan, Ameen
    Ronningen, Leif Arne
    2012 THIRD INTERNATIONAL CONFERENCE ON EMERGING SECURITY TECHNOLOGIES (EST), 2012, : 131 - 134
  • [25] A Real-time FPGA-Based Architecture for OpenSURF
    Chen, Chaoxiu
    Yong, Huang
    Zhong, Sheng
    Yan, Luxin
    MIPPR 2015: PATTERN RECOGNITION AND COMPUTER VISION, 2015, 9813
  • [26] An FPGA-Based Real-Time Event Sampler
    Penneman, Niels
    Perneel, Luc
    Timmerman, Martin
    De Sutter, Bjorn
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2010, 5992 : 364 - +
  • [27] A real-time FPGA-based implementation for detection and sorting of bio-signals
    Iniguez-Lomeli, Francisco Javier
    Bornat, Yannick
    Renaud, Sylvie
    Barron-Zambrano, Jose Hugo
    Rostro-Gonzalez, Horacio
    NEURAL COMPUTING & APPLICATIONS, 2021, 33 (18): : 12121 - 12140
  • [28] Real-Time Localization of Epileptogenic Foci EEG Signals: An FPGA-Based Implementation
    Frances-Villora, Jose V.
    Bataller-Mompean, Manuel
    Mjahad, Azeddine
    Rosado-Munoz, Alfredo
    Gutierrez Martin, Antonio
    Teruel-Marti, Vicent
    Villanueva, Vicente
    Hampel, Kevin G.
    Guerrero-Martinez, Juan F.
    APPLIED SCIENCES-BASEL, 2020, 10 (03):
  • [29] An FPGA-based coprocessor for real-time fieldbus traffic scheduling - architecture and implementation
    Martins, E
    Almeida, L
    Fonseca, JA
    JOURNAL OF SYSTEMS ARCHITECTURE, 2005, 51 (01) : 29 - 44
  • [30] A real-time FPGA-based implementation for detection and sorting of bio-signals
    Francisco Javier Iniguez-Lomeli
    Yannick Bornat
    Sylvie Renaud
    Jose Hugo Barron-Zambrano
    Horacio Rostro-Gonzalez
    Neural Computing and Applications, 2021, 33 : 12121 - 12140