FPGA Emulation and Prototyping of a CyberPhysical-System-On-Chip (CPSoC)

被引:0
作者
Sarma, Santanu [1 ]
Dutt, Nikil [1 ]
机构
[1] Univ Calif Irvine, Dept Comp Sci, Irvine, CA 92697 USA
来源
PROCEEDINGS OF THE 2014 25TH IEEE INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING (RSP): SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE | 2014年
关键词
Cyber Physical Systems; Cross-Layer Approach; Self-Aware Computing; Adaptive Computing; MPSoC; CyberPhysical-System-On-Chip (CPSoC); MICROARCHITECTURE; NETWORK; DESIGN;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Cyber-Physical Systems-on-Chip (CPSoC) are a new class of sensor- and actuator-rich multiprocessor system-on-chips (MPSoCs) whose operations are monitored, coordinated, and controlled using a computing-communication-control (C3) centric core with additional on-chip and cross-layer sensing and actuation capabilities that enable self-awareness within the observe-decide-act (ODA) paradigm. In order to build, evaluate, and illustrate the effectiveness of various features of this new MPSoC paradigm in a fast and cost effective way, a rapid prototyping and emulation platform along with the tool chains is absolutely necessary. In this paper, we present a design library and an FPGA emulation and prototyping platform to build and investigate self-aware adaptive computing using CPSoC paradigm. Our example implementation of CPSoC prototyping using Xilinx FPGAs includes ring-oscillator (RO) based multi-purpose sensors integrated with a sensor network-on-chip (sNoC) which in turn is interfaced either to a bus based shared memory architecture or to a communication and computation network-on-chip (cNoC) distributed fabric supporting several actuation mechanism in the software and hardware stack. We also briefly discuss few applications of the CPSoC design library and the platform.
引用
收藏
页码:121 / 127
页数:7
相关论文
共 35 条
  • [1] [Anonymous], 2002, JEDEC PUBLICATION JE
  • [2] [Anonymous], 2012, P 11 INT WORKSHOP AD
  • [3] [Anonymous], 2013, VIRTEX 6 FPGA ML605
  • [4] Bell S., 2008, P 2008 IEEE INT SOL, DOI DOI 10.1109/ISSCC.2008.4523070
  • [5] Networks on chips: A new SoC paradigm
    Benini, L
    De Micheli, G
    [J]. COMPUTER, 2002, 35 (01) : 70 - +
  • [6] Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
  • [7] Thousand core chips-a technology perspective
    Borkar, Shekhar
    [J]. 2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 746 - 749
  • [8] The Future of Microprocessors
    Borkar, Shekhar
    Chien, Andrew A.
    [J]. COMMUNICATIONS OF THE ACM, 2011, 54 (05) : 67 - 77
  • [9] Power-aware microarchitecture:: Design and modeling challenges for next-generation microprocessors
    Brooks, DM
    Bose, P
    Schuster, SE
    Jacobson, H
    Kudva, PN
    Buyuktosunoglu, A
    Wellman, JD
    Zyuban, V
    Gupta, M
    Cook, PW
    [J]. IEEE MICRO, 2000, 20 (06) : 26 - 44
  • [10] BROOKS G, 1992, SIGPLAN NOTICES, V27, P1, DOI [10.1145/143103.143108, 10.13334/j.0258-8013.pcsee.213043]