A single-chip dual-band CDMA2000 transceiver in 0.13 μm CMOS

被引:4
作者
Zipper, Josef [1 ]
Stoeger, Claus
Hueber, Gemot
Vazny, Rastislav
Schelmbauer, Werner
Adler, Bernd
Hagelauer, Richard
机构
[1] DICE, A-4040 Linz, Austria
[2] Infineon Technol, D-85579 Munich, Germany
关键词
CDMA2000; CMOS; common-gate LNA; current-mode mixer; digital front-end; direct conversion transmitter; dual-band transceiver; integrated synthesizer; single-chip;
D O I
10.1109/JSSC.2007.908750
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A single-chip, dual-band transceiver for CDMA2000 is presented. The design supporting the North American cellular and PCS bands features a complete zero-IF receiver, a direct-conversion transmitter and two fully integrated synthesizers with VCOs. The analog receiver front-end comprises two self-matched wideband LNAs, a highly linear demodulator, and a third-order baseband filter. In a test version, I/Q ADCs and a digital front-end (DFE) to provide channel and matched filtering are included to demonstrate the performance of a fully integrated analog/digital line-up. Measured maximum SNR values of 23 dB and 25 dB for PCS and Cell bands, respectively, are achieved. The transmitter comprises baseband buffers and filters, an I/Q-modulator and separate output drivers for each band. An analog gain control (AGC) for realization of a dynamic range >90 dB is implemented and a maximum output power of +13.5 dBm at a total CDG4 urban current of 34 mA is achieved for the PCS band. Measured ACPR1 and Rho values are -59 dBc/30 kHz and 0.998 for the Cell band and -57 dBc/30 kHz and 0.995 for the PCS band, respectively. The chip is fabricated in a 0.13 mu m PF-CMOS process, occupies a die size of 8.4 mm(2) and operates with a 2.5 V supply.
引用
收藏
页码:2785 / 2794
页数:10
相关论文
共 14 条
[1]  
Aparin V., 2005, IEEE INT SOL STAT CI, P324
[2]   Generating all two-MOS-transistor amplifiers leads to new wide-band LNAs [J].
Bruccoleri, F ;
Klumperink, EAM ;
Nauta, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (07) :1032-1040
[3]  
Chabrak K, 2005, EURO WIREL TECHNOL C, P217
[4]  
Daanen A, 2003, ISSCC DIG TECH PAP I, V46, P266
[5]   Noise in RF-CMOS mixers: A simple physical model [J].
Darabi, H ;
Abidi, AA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (01) :15-25
[6]   A 3-mW 74-dB SNR 2-MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13-μm CMOS [J].
Dörrer, L ;
Kuttner, F ;
Greco, P ;
Torta, P ;
Hartig, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (12) :2416-2427
[7]  
Gardner F. M., 1979, PHASELOCK TECHNIQUES
[8]   A multi-mode capable receive digital-front-end for cellular terminal RFICs [J].
Hueber, Gernot ;
Strasser, Georg ;
Stuhlberger, Rainer ;
Chabrak, Karim ;
Maurer, Linus ;
Hagelauer, Richard .
2006 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-5, 2006, :793-796
[9]  
Razavi B., 2011, RF Microelectronics
[10]   Highly integrated, dual band/tri-mode SiGeBiCMOS transmitter IC for CDMA wireless applications [J].
Reddy, M ;
Yates, D ;
Lee, CH ;
Taskov, G ;
Mudge, P ;
Robinson, T ;
Li, L ;
Agarwal, B ;
Hwang, SS .
2002 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2002, :35-38