Warpage Characterization of Molded Wafer for Fan-Out Wafer-Level Packaging

被引:28
作者
Cheng, Hsien-Chie [1 ]
Liu, Yan-Cheng [2 ]
机构
[1] Feng Chia Univ, Dept Aerosp & Syst Engn, Taichung 407, Taiwan
[2] Feng Chia Univ, Program Mech & Aeronaut Engn, Taichung 407, Taiwan
关键词
fan-out wafer-level package; warpage; process modeling; cure state; volumetric shrinkage; RELIABILITY ASSESSMENT; RESIN;
D O I
10.1115/1.4044625
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This study presents a comprehensive assessment of the process-induced warpage of molded wafer for chip-first, face-down fan-out wafer-level packaging (FOWLP) during the fan-out fabrication process. A process-dependent simulation methodology is introduced, which integrates nonlinear finite element (FE) analysis and element death-birth technique. The effects of the cure-dependent volumetric shrinkage, geometric nonlinearity, and gravity loading on the process-induced warpage are examined. The study starts from experimental characterization of the temperature-dependent material properties of the applied liquid type epoxy molding compound (EMC) system through dynamic mechanical analysis (DMA) and thermal mechanical analysis. Furthermore, its cure state (heat of reaction and degree of cure (DOC)) during the compression molding process (CMP) is measured by differential scanning calorimetry (DSC) tests. Besides, the cure dependent-volumetric (chemical) shrinkages of the EMC system after the in-mold cure (IMC) and postmold cure (PMC) are experimentally determined by which the volumetric shrinkage at the gelation point is predicted through a linear extrapolation approach. To demonstrate the effectiveness of the proposed theoretical model, the prediction results are compared against the inline warpage measurement data. One possible cause of the asymmetric/nonaxisymmetric warpage is also addressed. Finally, the influences of some geometric dimensions on the warpage of the molded wafer are identified through parametric analysis.
引用
收藏
页数:10
相关论文
共 21 条
[1]  
[Anonymous], 2016, IEEE-ASME T MECH, VPP, P1, DOI DOI 10.1017/S0007123415000642
[2]   An embedded device technology based on a molded reconfigured wafer [J].
Brunnbauer, M. ;
Fuergut, E. ;
Beer, G. ;
Meyer, T. ;
Hedler, H. ;
Belonio, J. ;
Nomura, E. ;
Kiuchi, K. ;
Kobayashi, K. .
56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, :547-+
[3]   Study on Process Induced Wafer Level Warpage of Fan-Out Wafer Level Packaging [J].
Che, F. X. ;
Ho, David ;
Ding, Mian Zhi ;
MinWoo, Daniel Rhee .
2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, :1879-1885
[4]  
Che F. X., 2015, IEEE 17 ELECT PACKAG, P1
[5]   Warpage Prediction and Experiments of Fan-Out Waferlevel Package During Encapsulation Process [J].
Deng, Shang-Shiuan ;
Hwang, Sheng-Jye ;
Lee, Huei-Huang .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (03) :452-458
[6]  
Karkanas PI, 2000, J APPL POLYM SCI, V77, P1419, DOI 10.1002/1097-4628(20000815)77:7<1419::AID-APP3>3.0.CO
[7]  
2-N
[8]   The redistributed chip package: A breakthrough for advanced packaging [J].
Keser, Beth ;
Amrine, Craig ;
Duong, Trung ;
Fay, Owen ;
Hayes, Scott ;
Leal, George ;
Lytle, William ;
Mitchell, Doug ;
Wenzel, Robert .
57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, :286-+
[9]   Recent Advances and Trends in Fan-Out Wafer/Panel-Level Packaging [J].
Lau, John H. .
JOURNAL OF ELECTRONIC PACKAGING, 2019, 141 (04)
[10]   Warpage Measurements and Characterizations of Fan-Out Wafer-Level Packaging With Large Chips and Multiple Redistributed Layers [J].
Lau, John H. ;
Li, Ming ;
Yang, Lei ;
Li, Margie ;
Xu, Iris ;
Chen, Tony ;
Chen, Sandy ;
Yong, Qing Xiang ;
Madhukumar, Janardhanan Pillai ;
Kai, Wu ;
Fan, Nelson ;
Kuah, Eric ;
Li, Zhang ;
Tan, Kim Hwee ;
Bao, Winsons ;
Lim, Sze Pei ;
Beica, Rozalia ;
Ko, Cheng-Ta ;
Xi, Cao .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (10) :1729-1737