共 21 条
[1]
[Anonymous], 2016, IEEE-ASME T MECH, VPP, P1, DOI DOI 10.1017/S0007123415000642
[2]
An embedded device technology based on a molded reconfigured wafer
[J].
56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS,
2006,
:547-+
[3]
Study on Process Induced Wafer Level Warpage of Fan-Out Wafer Level Packaging
[J].
2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC),
2016,
:1879-1885
[4]
Che F. X., 2015, IEEE 17 ELECT PACKAG, P1
[5]
Warpage Prediction and Experiments of Fan-Out Waferlevel Package During Encapsulation Process
[J].
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY,
2013, 3 (03)
:452-458
[6]
Karkanas PI, 2000, J APPL POLYM SCI, V77, P1419, DOI 10.1002/1097-4628(20000815)77:7<1419::AID-APP3>3.0.CO
[7]
2-N
[8]
The redistributed chip package: A breakthrough for advanced packaging
[J].
57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS,
2007,
:286-+
[10]
Warpage Measurements and Characterizations of Fan-Out Wafer-Level Packaging With Large Chips and Multiple Redistributed Layers
[J].
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY,
2018, 8 (10)
:1729-1737