Noise Coupling Models in Heterogeneous 3-D ICs

被引:6
作者
Vaisband, Boris [1 ]
Friedman, Eby G. [1 ]
机构
[1] Univ Rochester, Dept Elect & Comp Engn, 601 Elmwood Ave, Rochester, NY 14627 USA
基金
美国国家科学基金会;
关键词
3-D integrated circuit (IC); heterogeneous 3-D system; noise coupling; substrate coupling; through silicon via (TSV) noise coupling model; SI;
D O I
10.1109/TVLSI.2016.2535370
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Models of coupling noise from an aggressor module to a victim module by way of through silicon vias (TSVs) within heterogeneous 3-D integrated circuits (ICs) are presented in this paper. Existing TSV models are enhanced for different substrate materials within heterogeneous 3-D ICs. Each model is adapted to each substrate material according to the local noise coupling characteristics. The 3-D noise coupling system is evaluated for isolation efficiency over frequencies of up to 100 GHz. Isolation improvement techniques, such as reducing the ground network inductance and increasing the distance between the aggressor and victim modules, are quantified in terms of noise improvements. A maximum improvement of 73.5 dB for different ground network impedances and a difference of 38.5 dB in isolation efficiency for greater separation between the aggressor and victim modules are demonstrated. Compact, accurate, and computationally efficient models are extracted from the transfer function for each of the heterogeneous substrate materials. The reduced transfer functions are used to explore different manufacturing and design parameters to evaluate coupling noise across multiple 3-D planes.
引用
收藏
页码:2778 / 2786
页数:9
相关论文
共 21 条
  • [1] Modeling and analysis of crosstalk noise in coupled RLC interconnects
    Agarwal, K
    Sylvester, D
    Blaauw, D
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 25 (05) : 892 - 901
  • [2] [Anonymous], P ACM IEEE GREAT LAK
  • [3] [Anonymous], P IEEE IEDM
  • [4] Space applications for HgCdTe at FIR wavelengths between 50-150 μm
    Betz, AL
    Boreiko, RT
    [J]. MATERIALS FOR INFRARED DETECTORS, 2001, 4454 : 1 - 9
  • [5] Impact of Buffer Layer on Atomic Layer Deposited TiAlO Alloy Dielectric Quality for Epitaxial-GaAs/Ge Device Application
    Dalapati, G. K.
    Chia, C. K.
    Mahata, C.
    Krishnamoorthy, S.
    Tan, C. C.
    Tan, H. R.
    Maiti, Chinmay Kumar
    Chi, Dongzhi
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (01) : 192 - 199
  • [6] Modeling and analysis of substrate coupling in integrated circuits
    Gharpurey, R
    Meyer, RG
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (03) : 344 - 353
  • [7] Jakushokas R, 2011, POWER DISTRIBUTION NETWORKS WITH ON-CHIP DECOUPLING CAPACITORS, SECOND EDITION, P5, DOI 10.1007/978-1-4419-7871-4_1
  • [8] Shielding Methodologies in the Presence of Power/Ground Noise
    Koese, Selcuk
    Salman, Emre
    Friedman, Eby G.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (08) : 1458 - 1468
  • [9] Inductive properties of high-performance power distribution grids
    Mezhiba, AV
    Friedman, EG
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (06) : 762 - 776
  • [10] Pavlidis V.F., 2009, Three-dimensional Integrated Circuit Design