Low power and high performance MOSFET

被引:0
|
作者
Boopathy, Veera E. [1 ]
Raghul, G. [1 ]
Karthick, K. [2 ]
机构
[1] VSB Engn Coll, VLSI Design, Karur, India
[2] VSB Engn Coll, Dept ECE, Karur, India
来源
2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA) | 2015年
关键词
Double Gate MOSFET; Leakage Current; Delay; DIBL; Inverter; Latch;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
To analysis leakage current and delay for Double Gate MOSFET with Single gate MOSFET at 45nm in CMOS Technology by using the Cadence Virtuoso simulation tool. When compared to single gate MOSFET, the leakage current and delay are observed to be reduced in double gate MOSFET. The drive current remains the same for both single and double gate MOSFET based on V-gs but the short channel characteristics of double gate MOSFET gets improved. Double gate MOSFET is mostly recommended for low power and high performance application. When compared to bulk Si single gate device, the total power utilization of inverter, static, dynamic circuit and latch by using double gate demonstrates that leakage current and delay reduced by a factor of over 10X.
引用
收藏
页数:5
相关论文
共 50 条
  • [41] The design of a high performance low power microprocessor
    Dobberpuhl, D
    1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 11 - 16
  • [42] High performance, low impedance power interconnects
    Wood, DE
    DiBene, JT II
    APEC 2003: EIGHTEENTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 2, 2003, : 747 - 750
  • [43] Performance modeling of RF power MOSFET's
    Trivedi, M
    Khandelwal, P
    Shenai, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (08) : 1794 - 1802
  • [44] Performance modeling of RF power MOSFET's
    IEEE
    不详
    IEEE Trans. Electron Devices, 8 (1794-1802):
  • [45] Transistor sizing for high performance and low power
    Fishburn, JP
    Taneja, S
    PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 591 - 594
  • [46] Power Si-MOSFET operating with high efficiency under low supply voltage
    Ohguro, T
    Saito, M
    Morifuji, E
    Murakami, K
    Matsuzaki, K
    Yoshitomi, T
    Morimoto, T
    Momose, HS
    Katsumata, Y
    Iwai, H
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (12) : 2385 - 2391
  • [47] Investigation of Low Voltage Low Power MOSFET Design Methods
    Sekreter, Pelin Dogan
    Uygur, Atilla
    Alci, Mustafa
    JOURNAL OF POLYTECHNIC-POLITEKNIK DERGISI, 2024,
  • [48] LOW-POWER, HIGH-SPEED INTEGRATED-LOGIC WITH GAAS MOSFET
    YOKOYAMA, N
    MIMURA, T
    KUSAKAWA, H
    SUYAMA, K
    FUKUTA, M
    JAPANESE JOURNAL OF APPLIED PHYSICS, 1980, 19 : 325 - 328
  • [49] A new power W-gated trench MOSFET (WMOSFET) with high switching performance
    Darwish, M
    Yue, C
    Lui, KH
    Giles, F
    Chan, B
    Chen, KI
    Pattanayak, D
    Chen, QF
    Terrill, K
    Owyang, K
    ISPSD'03: 2003 IEEE 15TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS PROCEEDINGS, 2003, : 24 - 27
  • [50] Inserting Different Charge Regions in Power MOSFET for Achieving High Performance of the Electrical Parameters
    Mahsa Mehrad
    Silicon, 2021, 13 : 1107 - 1111