共 25 条
[1]
[Anonymous], 2012, MEMORY SCHEDULING CH
[2]
[Anonymous], 2010 USENIX ANN TECH
[3]
[Anonymous], 2010, 1GB DDR MOB SDRAM T6
[4]
[Anonymous], 2009, TN 46 12 MOB DRAM PO
[5]
[Anonymous], 2010, TN 46 03 CALC DDR ME
[6]
[Anonymous], ERROR CONTROL CODING
[7]
Balasubramonian Rajeev, 2012, UUCS12002
[8]
Chen C., 1984, IBM J, V28
[9]
Chien R. T., 1964, IEEE T INFORM THEORY, V10
[10]
Flinn J., 2000, TECH REP