Reducing Refresh Power in Mobile Devices with Morphable ECC

被引:21
作者
Chou, Chiachen [1 ]
Nair, Prashant [1 ]
Qureshi, Moinuddin K. [1 ]
机构
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
来源
2015 45TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS | 2015年
基金
美国国家科学基金会;
关键词
Mobile DRAM; DRAM Refresh Rate; Mobile Memory System; Error Correction Code; DRAM Power Consumption; Memory Reliability;
D O I
10.1109/DSN.2015.33
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Energy consumption is a primary consideration that determines the usability of emerging mobile computing devices such as smartphones. Refresh operations for main memory account for a significant fraction of the overall energy consumption, especially during idle periods, when processor can be switched off quickly; however, memory contents continue to get refreshed to avoid data loss. Given that mobile devices are idle most of the times, reducing refresh power in idle mode is critical to maximize the duration for which the device remains usable. The frequency of refresh operations in memory can be reduced significantly by using strong multi-bit error correction codes (ECC). Unfortunately, strong ECC codes incur high latency, which causes significant performance degradation (as high as 21%, and on average 10%). To obtain both low refresh power in idle periods and high performance in active periods, this paper proposes Morphable ECC (MECC). During idle periods, MECC keeps the memory protected with 6-bit ECC (ECC-6) and employs a refresh period of 1 second, instead of the typical refresh period of 64ms. During active operation, MECC reduces the refresh interval to 64ms, and converts memory from ECC-6 to weaker ECC (single-bit error correction) on a demand-basis, thus avoiding the high latency of ECC-6, except for the first access during the active mode. Our proposal reduces refresh operations during idle mode by 16x, memory power in idle mode by 2X, while retaining performance within 2% of a system that does not use any ECC.
引用
收藏
页码:355 / 366
页数:12
相关论文
共 25 条
[1]  
[Anonymous], 2012, MEMORY SCHEDULING CH
[2]  
[Anonymous], 2010 USENIX ANN TECH
[3]  
[Anonymous], 2010, 1GB DDR MOB SDRAM T6
[4]  
[Anonymous], 2009, TN 46 12 MOB DRAM PO
[5]  
[Anonymous], 2010, TN 46 03 CALC DDR ME
[6]  
[Anonymous], ERROR CONTROL CODING
[7]  
Balasubramonian Rajeev, 2012, UUCS12002
[8]  
Chen C., 1984, IBM J, V28
[9]  
Chien R. T., 1964, IEEE T INFORM THEORY, V10
[10]  
Flinn J., 2000, TECH REP