Damageless Cu chemical mechanical polishing for porous SiOC/Cu interconnects

被引:19
作者
Kondo, Seiichi
Fukaya, Kouichi
Yamada, Kouji
Miyazaki, Tadakazu
Fujita, Masahisa
Abe, Daisuke
Kunisaki, Shuuji
Enomoto, Taro
Tominaga, Shigeru
机构
[1] Semiconduct Leading Edge Technol Inc, Tsukuba, Ibaraki 3058569, Japan
[2] Sanyo Chem Ind Ltd, Higashiyama Ku, Kyoto 6050995, Japan
[3] Roki Techno Co Ltd, Shinagawa Ku, Tokyo 1408576, Japan
关键词
chemical mechanical polishing; porous SiOC film; cu interconnect; cleaning chemical;
D O I
10.1016/j.mee.2007.05.036
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Both chemical and mechanical damages to porous SiOC film should be minimized in the Cu-CMP (chemical mechanical polishing) process for the 32-45 nm node Cu interconnect process. This paper first discusses chemical damage that occurs during direct CMP on a porous SiOC film. We found that the k-value increase after direct CMP was caused by the surfactants added to the cleaning chemicals to suppress watermark generation on the hydrophobic SiOC film surface. The surfactants assisted water molecule diffusion into the pores by improving the wettability of the film surface. N-2 annealing after direct CMP removed moisture inside the pores and restored the k-value increase. Second, the paper discusses low-pressure electro-CMP (e-CMP) technology that we developed to reduce mechanical stress on the porous SiOC film. A high removal rate and good planarization performance were obtained by optimizing the cathode area of the electro-cell and carbon material of the e-CMP pad. (c) 2007 Elsevier B.V. All rights reserved.
引用
收藏
页码:2615 / 2619
页数:5
相关论文
共 5 条
[1]  
Kondo S, 2006, IEEE INT INTERC TECH, P164
[2]   Novel electro-chemical mechanical planarization using carbon polishing pad to achieve robust ultra low-k/Cu integration [J].
Kondo, S ;
Tominaga, S ;
Namiki, A ;
Yamada, K ;
Abe, D ;
Fukaya, K ;
Shimada, M ;
Kobayashi, N .
PROCEEDINGS OF THE IEEE 2005 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2005, :203-205
[3]  
KONDO S, 2004, P VLSI TECHN S, P86
[4]  
MATSUURA M, 2003, P ADV MET C AS SESS, P120
[5]   Enhancement in electrical via-yield of porous Low-k/Cu integration by reducing CMP pressure [J].
Tokitoh, S ;
Kondo, S ;
Yoon, BU ;
Namiki, A ;
Inukai, K ;
Misawa, K ;
Sone, S ;
Shin, HJ ;
Matsubara, Y ;
Ohashi, N ;
Kobayashi, N .
PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, :130-132