Energy-aware fixed-priority scheduling for periodic tasks with shared resources and IO devices

被引:0
作者
Zhang, Yiwen [1 ]
机构
[1] Huaqiao Univ, Coll Comp Sci & Technol, Xiamen 361021, Peoples R China
关键词
device scheduling; energy management; real-time scheduling; embedded systems; SPORADIC TASK; ALGORITHM; SYSTEMS;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Many researches have focused on energy management for the processor. However, DPM via I/O device scheduling for real-time periodic tasks with shared resources has drawn little attention. We address the problem of the I/O device energy consumption minimisation for shared resources. Furthermore, we present an energy-aware IO devices fixed-priority scheduling algorithm based on the RM scheduling. It contains two parts: job scheduling and device scheduling. Job scheduling ensures that each task can complete its execution within its deadline. Device scheduling decides to turn off devices to save energy. The experimental results show that it can achieve significant energy savings.
引用
收藏
页码:166 / 176
页数:11
相关论文
共 25 条
  • [1] Aydin H., 2001, P 22 REAL TIM SYST S, P192
  • [2] STACK-BASED SCHEDULING OF REALTIME PROCESSES
    BAKER, TP
    [J]. REAL-TIME SYSTEMS, 1991, 3 (01) : 67 - 99
  • [3] A survey of design techniques for system-level dynamic power management
    Benini, L
    Bogliolo, A
    De Micheli, G
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (03) : 299 - 316
  • [4] Chen S, 2015, FRONT ELEC ENGINEERI, V1, P1, DOI 10.2174/97816810812051150101
  • [5] Cheng H, 2006, DES AUT TEST EUROPE, P1054
  • [6] Cheng H, 2006, EUROMICRO, P251
  • [7] Devadas V, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P34
  • [8] On the Interplay of Voltage/Frequency Scaling and Device Power Management for Frame-Based Real-Time Embedded Applications
    Devadas, Vinay
    Aydin, Hakan
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (01) : 31 - 44
  • [9] Energy efficient real-time scheduling algorithm for mixed task set on multi-core processors
    Digalwar M.
    Gahukar P.
    Raveendran B.K.
    Mohan S.
    [J]. Digalwar, Mayuri (mayuri@pilani.bits-pilani.ac.in), 1600, Inderscience Publishers, 29, route de Pre-Bois, Case Postale 856, CH-1215 Geneva 15, CH-1215, Switzerland (09): : 523 - 534
  • [10] Jejurikar R, 2005, DES AUT CON, P111