Latency-Optimization Synthesis with Module Selection for Digital Microfluidic Biochips

被引:0
|
作者
Liu, Chia-Hung [1 ]
Liu, Kuang-Cheng [1 ]
Huang, Juinn-Dar [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
来源
2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC) | 2013年
关键词
PLACEMENT;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Digital microfluidic biochip (DMFB) is one of the latest developments in bioelectronics. It can replace traditional bulky equipment to facilitate biochemical assays and save the labor cost. Latency optimization is a common optimization objective of synthesis on DMFBs for assay time reduction. It is helpful for latency minimization if an operation can freely select one from a set of functional modules with various area-latency tradeoffs. In this paper, we propose an efficient latency-optimization synthesis algorithm with module selection capability, LOSMOS, for DMFBs. Experimental results show that LOSMOS outperforms several existing state-of-the-art synthesis algorithms and an ILP-based method without module selection.
引用
收藏
页码:159 / 164
页数:6
相关论文
共 33 条
  • [31] Unified Contamination-Aware Routing Method Considering Realistic Washing Capacity Constraint in Digital Microfluidic Biochips
    Huang, Zhipeng
    Bai, Xiqiong
    Lan, Tingshen
    Li, Xingquan
    Lin, Geng
    IEEE ACCESS, 2020, 8 : 192867 - 192879
  • [32] A low-cost fluid-level synthesis for droplet-based microfluidic biochips integrating design convergence, contamination avoidance, and washing
    Chakraborty, Arpan
    Datta, Piyali
    Pal, Rajat Kumar
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2018, 22 (04) : 315 - 346
  • [33] Ant Colony Optimization based Module Footprint Selection and Placement for Lowering Power in Large FPGA Designs
    Herath, Kalindu
    Prakash, Alok
    Jiang Guiyuan
    Srikanthan, Thambipillai
    2018 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2018,