A low power high speed single phase clock level restoring 16T master-slave flip-flop

被引:1
作者
Mishra, Alok Kumar [1 ]
Chopra, Urvashi [1 ]
Vaithiyanathan, D. [1 ]
Kaur, Baljit [1 ]
机构
[1] Natl Inst Technol Delhi, Dept ECE, Delhi, India
关键词
Low power; 16T; Complementary metal oxide semiconductor (CMOS); Flip-flop; Clock overloading; VLSI; HIGH-PERFORMANCE; LATCHES;
D O I
10.1108/CW-08-2020-0196
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Purpose A low power flip-flop circuit is designed for energy-efficient devices. Digital sequential circuits are in huge demand because every processor has most of the parts of digital circuit. The sequential circuits consist of a basic data storing element, a latch is used to store single bit data. The flip-flop takes a sufficient portion of the total chip area and overall power consumption as well. This study aims to the low power energy-efficient applications like laptops, mobile phones and palmtops. Design/methodology/approach This paper proposes a new type of flip-flop that consists of the only 16 transistors with a single-phase clock. The flip-flop has two blocks, master and slave latch. In this design, the authors have focused on only master latch, which includes a level restoring circuit. It is used to help the master latch in data retention process. The latch circuit has two inverters in back-to-back arrangement. The proposed flip-flop is implemented on 65 nm complementary metal oxide semiconductor technology using Cadence Virtuoso environment and compared with other reported flip-flops. Findings The proposed flip-flop architecture outperformed the peak percentage, i.e. 79.25% as compared to transmission gate flip-flop and a minimum of 20.02% compared to 18 T true single phase clocking (TSPC) improvement in terms of power. It also improved C to Q delay and power delay product. In addition, by reducing the number of transistors the total area of the proposed flip-flop is reduced by a minimum of 13.76% with respect to 18TSPC and existing flip-flop. For reliability checking the Monte Carlo simulation is performed for thousand samples and it is compared with the recently reported 18TSPC flip-flop. Originality/value This work is tested by using a test circuit with a load capacitor of 0.2 fF. The proposed work uses a new topology to work as master-slave. Power consumption of this technique is very less and it is best suitable for low power applications. This circuit is working properly up to 2 GHz frequency.
引用
收藏
页码:267 / 274
页数:8
相关论文
共 26 条
[1]   Ultra-Low Power 18-Transistor Fully Static Contention-Free Single-Phase Clocked Flip-Flop in 65-nm CMOS [J].
Cai, Yunpeng ;
Savanth, Anand ;
Prabhat, Pranay ;
Myers, James ;
Weddell, Alex S. ;
Kazmierski, Tom J. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (02) :550-559
[2]  
Chen Kong Teh, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P338, DOI 10.1109/ISSCC.2011.5746344
[3]  
Chopra U., 2019, Int. J. Innov. Technol. Exploring Eng., V9, P1
[4]   Reconsidering High-Speed Design Criteria for Transmission-Gate-Based Master-Slave Flip-Flops [J].
Consoli, Elio ;
Palumbo, Gaetano ;
Pennisi, Melita .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (02) :284-295
[5]  
Fukuzaki Y., 2015, P 2015 INT C ELECT P
[6]  
Hirata A, 2005, 2005 Symposium on VLSI Circuits, Digest of Technical Papers, P306
[8]   A reduced clock-swing flip-flop (RCSFF) for 63% power reduction [J].
Kawaguchi, H ;
Sakurai, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (05) :807-811
[9]   A Fully Static Topologically-Compressed 21-Transistor Flip-Flop With 75% Power Saving [J].
Kawai, Natsumi ;
Takayama, Shinichi ;
Masumi, Junya ;
Kikuchi, Naoto ;
Itoh, Yasuo ;
Ogawa, Kyosuke ;
Ugawa, Akimitsu ;
Suzuki, Hiroaki ;
Tanaka, Yasunori .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (11) :2526-2533
[10]   High-performance energy-efficient D-flip-flop circuits [J].
Ko, UM ;
Balsara, PT .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (01) :94-98