共 11 条
[4]
Fabrication of out-of-plane curved surfaces in Si by utilizing RIE lag
[J].
FIFTEENTH IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS, TECHNICAL DIGEST,
2002,
:145-148
[5]
Control of sidewall slope in silicon vias using SF6/O2 plasma etching in a conventional reactive ion etching tool
[J].
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B,
2005, 23 (05)
:2226-2231
[6]
Characterization of a modified Bosch-type process for silicon mold fabrication
[J].
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A,
2005, 23 (04)
:905-910
[7]
Larmer F, 1994, German patent no, Patent No. [DE4241045, 4241045, DE 4241045]
[9]
Development of a novel deep silicon tapered via etch process for through-silicon interconnection in 3-D integrated systems
[J].
56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS,
2006,
:383-+