Tapered deep reactive ion etching: Method and characterization

被引:0
作者
Roxhed, Niclas [1 ]
Griss, Patrick [1 ]
Stemme, Goran [1 ]
机构
[1] KTH Royal Inst Technol, Sch Elect Engn, Microsyst Technol Lab, Stockholm, Sweden
来源
TRANSDUCERS '07 & EUROSENSORS XXI, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2 | 2007年
关键词
DRIE; etching; taper; Bosch process;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This work presents a method for etching tapered sidewalls in silicon using deep reactive ion etching. The method is based on consecutive switching between anisotropic etching using the Bosch process and isotropic dry etching. By controlling the etch depths of the anisotropic and isotropic etch sessions, the sidewall angle can be controlled over a relatively large range, from 0 degrees (straight vertical) to 36 degrees. Tapered sidewalls are useful in microfabrication processes such as metal coating of 3D-structures (e.g. for electrical connections or vias), mold tool fabrication or as a tool to compensate for reentrant etching. The process represents an easy method to tailor the sidewall angle in deep etching of silicon. The etch scheme is run in a single etch system and can be implemented in ICP-systems of most manufactures. The method can also be used in conjunction with the standard Bosch process as demonstrated herein, where the method was applied to compensate for reentrant etching of high out-of-plane mesa-structures.
引用
收藏
页数:2
相关论文
共 11 条
[1]   Characterization of a time multiplexed inductively coupled plasma etcher [J].
Ayón, AA ;
Braff, R ;
Lin, CC ;
Sawin, HH ;
Schmidt, MA .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1999, 146 (01) :339-349
[2]   The MEMSNAS process: Microloading effect for micromachining 3-D structures of nearly all shapes [J].
Bourouina, T ;
Masuzawa, T ;
Fujita, H .
JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2004, 13 (02) :190-199
[3]   Effect of process parameters on the surface morphology and mechanical performance of silicon structures after deep reactive ion etching (DRIE) [J].
Chen, KS ;
Ayón, AA ;
Zhang, X ;
Spearing, SM .
JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2002, 11 (03) :264-275
[4]   Fabrication of out-of-plane curved surfaces in Si by utilizing RIE lag [J].
Chou, TKA ;
Najafi, K .
FIFTEENTH IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS, TECHNICAL DIGEST, 2002, :145-148
[5]   Control of sidewall slope in silicon vias using SF6/O2 plasma etching in a conventional reactive ion etching tool [J].
Figueroa, RF ;
Spiesshoefer, S ;
Burkett, SL ;
Schaper, L .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2005, 23 (05) :2226-2231
[6]   Characterization of a modified Bosch-type process for silicon mold fabrication [J].
Jo, SB ;
Lee, MW ;
Lee, SG ;
Lee, EH ;
Park, SG ;
O, BH .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2005, 23 (04) :905-910
[7]  
Larmer F, 1994, German patent no, Patent No. [DE4241045, 4241045, DE 4241045]
[8]   Substrate interconnect technologies for 3-D MEMS packaging [J].
Morgan, B ;
Hua, XF ;
Iguchi, T ;
Tornioka, T ;
Oehrlein, GS ;
Ghodssi, R .
MICROELECTRONIC ENGINEERING, 2005, 81 (01) :106-116
[9]   Development of a novel deep silicon tapered via etch process for through-silicon interconnection in 3-D integrated systems [J].
Nagarajan, Ranganathan ;
Ebin, Liao ;
Dayong, Lee ;
Seng, Soh Chee ;
Prasad, Krishnamachar ;
Balasubramanian, N. .
56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, :383-+
[10]   Single-mask, three-dimensional microfabrication of high-aspect-ratio structures in bulk silicon using reactive ion etching lag and sacrificial oxidation [J].
Rao, MP ;
Aimi, MF ;
MacDonald, NC .
APPLIED PHYSICS LETTERS, 2004, 85 (25) :6281-6283