共 16 条
[1]
CRITICAL PATH TRACING - AN ALTERNATIVE TO FAULT SIMULATION
[J].
IEEE DESIGN & TEST OF COMPUTERS,
1984, 1 (01)
:83-93
[2]
ABRAMOVICI M, 1990, DIGITAL SYSTEM TESTI
[3]
Diagnosing combinational logic designs using the single location at-a-time (SLAT) paradigm
[J].
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS,
2001,
:287-296
[4]
CHAKRAVARTY S, 1993, IEEE P DES AUT C, P520
[5]
GHOSHDASTIDAR J, 2000, CICC, P79
[6]
DELAY FAULT-DIAGNOSIS BY CRITICAL-PATH TRACING
[J].
IEEE DESIGN & TEST OF COMPUTERS,
1992, 9 (04)
:27-32
[7]
AN ADVANCED DIAGNOSTIC METHOD FOR DELAY FAULTS IN COMBINATION FAULTY CIRCUITS
[J].
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS,
1995, 6 (03)
:277-294
[8]
HAWKINS CF, 1994, INTERNATIONAL TEST CONFERENCE 1994, PROCEEDINGS, P413, DOI 10.1109/TEST.1994.527983