Fast bridging fault diagnosis using logic information

被引:6
作者
Rousset, A. [1 ]
Bosio, A. [1 ]
Girard, P. [1 ]
Landrault, C. [1 ]
Pravossoudovitch, S. [1 ]
Virazel, A. [1 ]
机构
[1] Univ Montpellier 2, CNRS, Lab Informat Robot & Microelect Montpellier, F-34392 Montpellier 05, France
来源
PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM | 2007年
关键词
D O I
10.1109/ATS.2007.75
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we present a diagnosis methodology targeting the whole set of bridging faults leading to either static or dynamic faulty behavior. The adopted diagnosis algorithm resorts only to logic information provided by the tester without requiring a detailed description of the fault models. It is based on an Effect-Cause analysis providing a ranked list of suspects always including the root cause of the observed error. Experimental results on benchmarks ISCAS'89 and ITC'99 show the efficiency of the proposed solution in terms of diagnosis resolution and required computational time.
引用
收藏
页码:33 / 38
页数:6
相关论文
共 16 条
[1]   CRITICAL PATH TRACING - AN ALTERNATIVE TO FAULT SIMULATION [J].
ABRAMOVICI, M ;
MENON, PR ;
MILLER, DT .
IEEE DESIGN & TEST OF COMPUTERS, 1984, 1 (01) :83-93
[2]  
ABRAMOVICI M, 1990, DIGITAL SYSTEM TESTI
[3]   Diagnosing combinational logic designs using the single location at-a-time (SLAT) paradigm [J].
Bartenstein, T ;
Heaberlin, D ;
Huisman, L ;
Silwinski, D .
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, :287-296
[4]  
CHAKRAVARTY S, 1993, IEEE P DES AUT C, P520
[5]  
GHOSHDASTIDAR J, 2000, CICC, P79
[6]   DELAY FAULT-DIAGNOSIS BY CRITICAL-PATH TRACING [J].
GIRARD, P ;
LANDRAULT, C ;
PRAVOSSOUDOVITCH, S .
IEEE DESIGN & TEST OF COMPUTERS, 1992, 9 (04) :27-32
[7]   AN ADVANCED DIAGNOSTIC METHOD FOR DELAY FAULTS IN COMBINATION FAULTY CIRCUITS [J].
GIRARD, P ;
LANDRAULT, C ;
PRAVOSSOUDOVITCH, S .
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 6 (03) :277-294
[8]  
HAWKINS CF, 1994, INTERNATIONAL TEST CONFERENCE 1994, PROCEEDINGS, P413, DOI 10.1109/TEST.1994.527983
[10]   Diagnosing realistic bridging faults with single stuck-at information [J].
Lavo, DB ;
Chess, B ;
Larrabee, T ;
Ferguson, FJ .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (03) :255-268