A wideband ΔΣ digital-RF modulator for high data rate transmitters

被引:101
作者
Jerng, Albert [1 ]
Sodini, Charles G.
机构
[1] Broadcom, San Diego, CA 92127 USA
[2] MIT, Cambridge, MA 02139 USA
关键词
delta-sigma; digital-IF; DRFC; OFDM; quadrature modulator; software radio; wideband;
D O I
10.1109/JSSC.2007.900255
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A wideband software-defined digital-RF modulator targeting Gb/s data rates is presented. The modulator consists of a 2.625-GS/s digital Delta Sigma modulator, a 5.25-GHz direct digital-RF converter, and a fourth-order auto-tuned passive LC RF bandpass filter. The architecture removes high dynamic range analog circuits from the, baseband signal path, replacing them with high-speed digital circuits to take advantage of digital CMOS scaling. The integration of the digital-RF converter with an RF bandpass reconstruction filter eliminates spurious signals and noise associated with direct digital-RF conversion. An efficient passgate adder circuit lowers the power consumption of the high-speed digital processing and a quadrature digital-IF approach is employed to reduce LO feedthrough and image spurs. The digital-RF modulator is software programmable to support variable bandwidths, adaptive modulation schemes, and multi-channel operation within a frequency band. A prototype IC built in 0.13-mu m CMOS demonstrates a data rate of 1.2 Gb/s using OFDM modulation in a bandwidth of 200 MHz centered at 5.25 GHz. In-band LO and image spurs are less than -59 dBc without requiring calibration. The modulator consumes 187 mW and occupies a die area of 0.72 mm(2).
引用
收藏
页码:1710 / 1722
页数:13
相关论文
共 22 条
[1]   DOUBLE INTERPOLATION FOR DIGITAL-TO-ANALOG CONVERSION [J].
CANDY, JC ;
HUYNH, AN .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1986, 34 (01) :77-81
[2]  
Doris K, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, P977
[3]  
*ECMA, 2005, EMCA368
[4]  
Eloranta P., 2005, IEEE INT SOL STAT CI, P532
[5]  
*FED COMM COMM, 2006, RAD FREQ DEV, P128
[6]   A PRECISE 4-QUADRANT MULTIPLIER WITH SUBNANOSECOND RESPONSE [J].
GILBERT, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1968, SC 3 (04) :365-&
[7]   A 2.5-GHz low-power, high dynamic range, self-tuned Q-enhanced LC filter in SOI [J].
He, X ;
Kuhn, WB .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (08) :1618-1628
[8]  
Jan M. R., 2003, Digital integrated circuits: a design perspective
[9]   HIGH-FREQUENCY CMOS CONTINUOUS-TIME FILTERS [J].
KHORRAMABADI, H ;
GRAY, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (06) :939-948
[10]   RF-CMOS oscillators with switched tuning [J].
Kral, A ;
Behbahani, F ;
Abidi, AA .
IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, :555-558