Analyzing on-chip communication in a MPSoC environment

被引：61
|
作者：
Loghi, M [1 ]
Angiolini, F [1 ]
Bertozzi, D [1 ]
Benini, L [1 ]
机构：
[1] Univ Verona, Dipartimento Informat, I-37134 Verona, Italy
来源：
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS | 2004年
关键词：
D O I：
10.1109/DATE.2004.1268966
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This work focuses on communication architecture analysis for multi-processor Systems-on-Chips (MPSoCs), and it leverages a SystemC-based platform to simulate a complete multi-processor system at the cycle-accurate and signal-accurate level. These features allow to stimulate the communication sub-system with functional traffic generated by real applications running on top of a configurable number of ARM processors. This opens up the possibility for communication infrastructure exploration and for the investigation of its impact on system performance at the highest level of accuracy. Our simulation environment proved capable of a detailed comparative analysis between two industry-standard communication architectures, under realistic workloads and different system configurations, pointing out the impact of fine grained architectural mismatches on macroscopic performance differences.
引用
收藏
页码：752 / 757
页数：6
相关论文
共 50 条
  • [11] Cluster based MPSoC architecture: an on-chip message passing implementation
    Romain Brillu
    Sébastien Pillement
    Fabrice Lemonnier
    Philippe Millet
    Design Automation for Embedded Systems, 2013, 17 : 587 - 607
  • [12] Genetic Algorithm Based On-Chip Communication Link Reconfiguration for Efficient On-Chip Communication
    Hemalatha, S. Beulah
    Vigneswaran, T.
    2017 INTERNATIONAL CONFERENCE ON ALGORITHMS, METHODOLOGY, MODELS AND APPLICATIONS IN EMERGING TECHNOLOGIES (ICAMMAET), 2017,
  • [13] Integrated On-Chip Antennas for Chip-to-Chip Communication
    Yordanov, Hristomir H.
    Russer, Peter
    2008 IEEE ANTENNAS AND PROPAGATION SOCIETY INTERNATIONAL SYMPOSIUM, VOLS 1-9, 2008, : 41 - 44
  • [14] Co-synthesis of custom on-chip bus and memory for MPSoC architectures
    Pandey, Sujan
    Genz, Christian
    Drechsler, Rolf
    VLSI-SOC 2007: PROCEEDINGS OF THE 2007 IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, 2007, : 304 - +
  • [15] Cost-Efficient On-Chip Routing Implementations for CMP and MPSoC Systems
    Rodrigo, S.
    Flich, J.
    Roca, A.
    Medardoni, S.
    Bertozzi, D.
    Camacho, J.
    Silla, F.
    Duato, J.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (04) : 534 - 547
  • [16] On-chip memory management for embedded MpSoC architectures based on data compression
    Ozturk, O
    Kandemir, M
    Irwin, MJ
    Tosun, S
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 175 - 178
  • [17] The LOTTERYBUS on-chip communication architecture
    Lahiri, Kanishka
    Raghunathan, Anand
    Lakshminarayana, Ganesh
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (06) : 596 - 608
  • [18] An on-chip CDMA communication network
    Wang, Xin
    Nurmi, Jari
    2005 International Symposium on System-On-Chip, Proceedings, 2005, : 155 - 160
  • [19] Flow Regulation for On-Chip Communication
    Lu, Zhonghai
    Millberg, Mikael
    Jantsch, Axel
    Bruce, Alistair
    van der Wolf, Pieter
    Henriksson, Tomas
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 578 - +
  • [20] Universal on-Chip Communication Channel
    Rahimian, Mohammad Ali
    Mohammadi, Siamak
    15TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2010), 2010, : 129 - 135
12345