Algorithmic Design of an FPGA-Based Calculator for Fast Evaluation of Tsunami Wave Danger

被引:2
|
作者
Lavrentiev, Mikhail [1 ]
Lysakov, Konstantin [1 ]
Marchuk, Andrey [1 ,2 ]
Oblaukhov, Konstantin [1 ]
Shadrin, Mikhail [1 ]
机构
[1] RAS, Inst Automat & Electrometry SB, Novosibirsk 630090, Russia
[2] RAS, Inst Computat Math & Math Geophys SB, Novosibirsk 630090, Russia
关键词
algorithm implementation; high-level synthesis; tsunami wave; numerical modeling;
D O I
10.3390/a14120343
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Events of a seismic nature followed by catastrophic floods caused by tsunami waves (the incidence of which has increased in recent decades) have an important impact on the populations of littoral regions. On the coast of Japan and Kamchatka, it takes nearly 20 min for tsunami waves to approach the nearest dry land after an offshore seismic event. This paper addresses an important question of fast simulation of tsunami wave propagation by mapping the algorithms in use in field-programmable gate arrays (FPGAs) with the help of high-level synthesis (HLS). Wave propagation is described by the shallow water system, and for numerical treatment the MacCormack scheme is used. The MacCormack algorithm is a direct difference scheme at a three-point stencil of a "cross" type; it happens to be appropriate for FPGA-based parallel implementation. A specialized calculator was designed. The developed software was tested for precision and performance. Numerical tests computing wave fronts show very good agreement with the available exact solutions (for two particular cases of the sea bed topography) and with the reference code. As the result, it takes just 17.06 s to simulate 1600 s (3200 time steps) of the wave propagation using a 3000 x 3200 computation grid with a VC709 board. The step length of the computational grid was chosen to display the simulation results in sufficient detail along the coastline. At the same time, the size of data arrays should provide their free placement in the memory of FPGA chips. The rather high performance achieved shows that tsunami danger could be correctly evaluated in a few minutes after seismic events.
引用
收藏
页数:13
相关论文
共 50 条
  • [21] A compiler approach to fast hardware design space exploration in FPGA-based systems
    So, B
    Hall, MW
    Diniz, PC
    ACM SIGPLAN NOTICES, 2002, 37 (05) : 165 - 176
  • [22] FPGA-based platform for fast accurate evaluation of Ultra Low Power SoC
    Patrigeon, Guillaume
    Benoit, Pascal
    Torres, Lionel
    2018 28TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2018, : 123 - 128
  • [23] Design of a FPGA-Based NURBS Interpolator
    Zhao, Huan
    Zhu, Limin
    Xiong, Zhenhua
    Ding, Han
    INTELLIGENT ROBOTICS AND APPLICATIONS, PT II, 2011, 7102 : 477 - 486
  • [24] FPGA-based Embedded System Design
    Sun, Fuming
    Li, Xiaoying
    Wang, Qin
    Tang, Chunlin
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 733 - +
  • [25] A Design of FPGA-based DSRC Receiver
    Li, Xiang
    Wang, Chao
    Liu, Fuqiang
    Liu, Fen
    He, Changwei
    Lv, Chenghao
    Yin, Wei
    Zou, Qingquan
    PROCEEDINGS OF THE 2015 10TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND NETWORKING IN CHINA CHINACOM 2015, 2015, : 585 - 589
  • [26] FPGA-based automated datapath design
    Erenyi, I
    Vassanyi, I
    Nemes, T
    Nikodemusz, E
    Katona, Z
    23RD EUROMICRO CONFERENCE - NEW FRONTIERS OF INFORMATION TECHNOLOGY, PROCEEDINGS, 1997, : 664 - 668
  • [27] Enabling Fast ASIP Design Space Exploration: An FPGA-Based Runtime Reconfigurable Prototyper
    Meloni, Paolo
    Pomata, Sebastiano
    Tuveri, Giuseppe
    Secchi, Simone
    Raffo, Luigi
    Lindwer, Menno
    VLSI DESIGN, 2012, 2012
  • [28] Design and Implementation of Fast and Cost-Effective FPGA-Based Fuzzy Rainbow Tradeoffs
    Veronese L.
    Palmarini F.
    Focardi R.
    Luccio F.L.
    SN Computer Science, 4 (4)
  • [29] USE LFSRS TO BUILD FAST FPGA-BASED COUNTERS
    KLEIN, B
    ELECTRONIC DESIGN, 1994, 42 (06) : 87 - &
  • [30] FAST: An FPGA-based simulation testbed for ATM networks
    Stiliadis, D
    Varma, A
    1996 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS - CONVERGING TECHNOLOGIES FOR TOMORROW'S APPLICATIONS, VOLS. 1-3, 1996, : 374 - 378