Algorithmic Design of an FPGA-Based Calculator for Fast Evaluation of Tsunami Wave Danger

被引:2
|
作者
Lavrentiev, Mikhail [1 ]
Lysakov, Konstantin [1 ]
Marchuk, Andrey [1 ,2 ]
Oblaukhov, Konstantin [1 ]
Shadrin, Mikhail [1 ]
机构
[1] RAS, Inst Automat & Electrometry SB, Novosibirsk 630090, Russia
[2] RAS, Inst Computat Math & Math Geophys SB, Novosibirsk 630090, Russia
关键词
algorithm implementation; high-level synthesis; tsunami wave; numerical modeling;
D O I
10.3390/a14120343
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Events of a seismic nature followed by catastrophic floods caused by tsunami waves (the incidence of which has increased in recent decades) have an important impact on the populations of littoral regions. On the coast of Japan and Kamchatka, it takes nearly 20 min for tsunami waves to approach the nearest dry land after an offshore seismic event. This paper addresses an important question of fast simulation of tsunami wave propagation by mapping the algorithms in use in field-programmable gate arrays (FPGAs) with the help of high-level synthesis (HLS). Wave propagation is described by the shallow water system, and for numerical treatment the MacCormack scheme is used. The MacCormack algorithm is a direct difference scheme at a three-point stencil of a "cross" type; it happens to be appropriate for FPGA-based parallel implementation. A specialized calculator was designed. The developed software was tested for precision and performance. Numerical tests computing wave fronts show very good agreement with the available exact solutions (for two particular cases of the sea bed topography) and with the reference code. As the result, it takes just 17.06 s to simulate 1600 s (3200 time steps) of the wave propagation using a 3000 x 3200 computation grid with a VC709 board. The step length of the computational grid was chosen to display the simulation results in sufficient detail along the coastline. At the same time, the size of data arrays should provide their free placement in the memory of FPGA chips. The rather high performance achieved shows that tsunami danger could be correctly evaluated in a few minutes after seismic events.
引用
收藏
页数:13
相关论文
共 50 条
  • [1] The design of an FPGA-based MIMO receiver: Algorithmic and architectural interactions
    Nelson, Brent
    Palmer, Joseph
    Rice, Michael
    2006 FORTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-5, 2006, : 2036 - +
  • [2] Fast FPGA-based Serial Receiver Design
    Urban, Ondrej
    Georgiev, Vjaceslav
    Zich, Jan
    2021 29TH TELECOMMUNICATIONS FORUM (TELFOR), 2021,
  • [3] Algorithmic methodologies for FPGA-based vision
    Yoong Kang Lim
    Lindsay Kleeman
    Tom Drummond
    Machine Vision and Applications, 2013, 24 : 1197 - 1211
  • [4] Algorithmic methodologies for FPGA-based vision
    Lim, Yoong Kang
    Kleeman, Lindsay
    Drummond, Tom
    MACHINE VISION AND APPLICATIONS, 2013, 24 (06) : 1197 - 1211
  • [5] Fast Multi-Objective Algorithmic-Design Co-Exploration for FPGA-based Accelerators
    Nepal, Kumud
    Ulusel, Onur
    Bahar, R. Iris
    Reda, Sherief
    2012 IEEE 20TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2012, : 65 - 68
  • [6] Design and evaluation of a hardware/software FPGA-based system for fast image processing
    Kalomiros, J. A.
    Lygouras, J.
    MICROPROCESSORS AND MICROSYSTEMS, 2008, 32 (02) : 95 - 106
  • [7] FPGA-based Modelling of the Tsunami Wave Propagation at South Japan Water Area
    Lysakov, Konstatntin
    Lavrentiev, Mikhail
    Marchuk, Andrey
    Oblaukhov, Konstatntin
    Shadrin, Mikhail
    2018 OCEANS - MTS/IEEE KOBE TECHNO-OCEANS (OTO), 2018,
  • [8] Design of an FPGA-Based Controller for Fast Scanning Probe Microscopy
    Gregorat, Leonardo
    Cautero, Marco
    Carrato, Sergio
    Giuressi, Dario
    Panighel, Mirco
    Cautero, Giuseppe
    Esch, Friedrich
    SENSORS, 2024, 24 (18)
  • [9] Design of a Fast and Scalable FPGA-Based Bitmap for RDMA Networks
    Pan, Yipeng
    Guo, Zhichuan
    Zhang, Mengting
    ELECTRONICS, 2024, 13 (24):
  • [10] A Fast FPGA-Based BCD Adder
    Mubin Ul Haque
    Zarrin Tasnim Sworna
    Hafiz Md. Hasan Babu
    Ashis Kumer Biswas
    Circuits, Systems, and Signal Processing, 2018, 37 : 4384 - 4408