TCO-PUF: A Subthreshold Physical Unclonable Function

被引:0
作者
Mispan, Mohd Syafiq [1 ]
Halak, Basel [1 ]
Chen, Zufu [1 ]
Zwolinski, Mark [1 ]
机构
[1] Univ Southampton, Elect & Comp Sci, Southampton SO9 5NH, Hants, England
来源
2015 11TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME) | 2015年
关键词
Physical Unclonable Function; Subthreshold; Modelling attacks; DESIGN;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A Physical Unclonable Function (PUF) is a promising technology towards comprehensive security protection for integrated circuit applications. It provides a secure method of hardware identification and authentication by exploiting inherent manufacturing process variations to generate a unique response for each device. Subthreshold Current Array PUFs, which are based on the non-linearity of currents and voltages in MOSFETs in the subthreshold region, provide higher security against machine learning-based attacks compared with delay-based PUFs. However, their implementation is not practical due to the low output voltages generated from transistor arrays. In this paper, a novel architecture for a PUF, called the "Two Chooses One" PUF or TCO-PUF, is proposed to improve the output voltage ranges. The proposed PUF shows excellent quality metrics. The average inter-chip Hamming distance is 50.23%. The reliability over the temperature and +/- 10% supply voltage fluctuations is 91.58%. In terms of security, on average TCO-PUF shows higher security compared to delay-based PUFs and existing designs of Subthreshold Current Array PUFs against machine learning attacks.
引用
收藏
页码:105 / 108
页数:4
相关论文
共 17 条
  • [1] [Anonymous], 2009, FUNDAMENTALS MODERN, DOI DOI 10.1017/CBO9781139195065
  • [2] Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 μm MOSFET's:: A 3-D "atomistic" simulation study
    Asenov, A
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (12) : 2505 - 2513
  • [3] Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator
    Babayan-Mashhadi, Samaneh
    Lotfi, Reza
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (02) : 343 - 352
  • [4] Kalyanaraman M, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P13, DOI 10.1109/HST.2013.6581558
  • [5] Lang Lin, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P43
  • [6] A technique to build a secret key in integrated circuits for identification and authentication applications
    Lee, JW
    Lim, DY
    Gassend, B
    Suh, GE
    van Dijk, M
    Devadas, S
    [J]. 2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 176 - 179
  • [7] Extracting secret keys from integrated circuits
    Lim, D
    Lee, JW
    Gassend, B
    Suh, GE
    van Dijk, M
    Devadas, S
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (10) : 1200 - 1205
  • [8] Design and Validation of Arbiter-Based PUFs for Sub-45-nm Low-Power Security Applications
    Lin, Lang
    Srivathsa, Sudheendra
    Krishnappa, Dilip Kumar
    Shabadi, Prasad
    Burleson, Wayne
    [J]. IEEE TRANSACTIONS ON INFORMATION FORENSICS AND SECURITY, 2012, 7 (04) : 1394 - 1403
  • [9] Maiti A., 2013, EMBEDDED SYST FPGAS, P245, DOI DOI 10.1007/978-1-4614-1362-2_11
  • [10] Majzoobi Mehrdad, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P670, DOI 10.1109/ICCAD.2008.4681648