Exploring the Feasibility of Using 3-D XPoint as an In-Memory Computing Accelerator

被引:3
|
作者
Zabihi, Masoud [1 ]
Resch, Salonik [1 ]
Cilasun, Husrev [1 ]
Chowdhury, Zamshed, I [1 ]
Zhao, Zhengyang [1 ]
Karpuzcu, Ulya R. [1 ]
Wang, Jian-Ping [1 ]
Sapatnekar, Sachin S. [1 ]
机构
[1] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA
来源
IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS | 2021年 / 7卷 / 02期
基金
美国国家科学基金会;
关键词
Three-dimensional displays; Phase change materials; Arrays; Wires; Integrated circuit modeling; Heating systems; Computational modeling; 3-D XPoint; in-memory computing; matrix-vector multiplication; neural network; phase-change memory (PCM); DESIGN;
D O I
10.1109/JXCDC.2021.3112238
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This article describes how 3-D XPoint memory arrays can be used as in-memory computing accelerators. We first show that thresholded matrix-vector multiplication (TMVM), the fundamental computational kernel in many applications including machine learning (ML), can be implemented within a 3-D XPoint array without requiring data to leave the array for processing. Using the implementation of TMVM, we then discuss the implementation of a binary neural inference engine. We discuss the application of the core concept to address issues such as system scalability, where we connect multiple 3-D XPoint arrays, and power integrity, where we analyze the parasitic effects of metal lines on noise margins. To assure power integrity within the 3-D XPoint array during this implementation, we carefully analyze the parasitic effects of metal lines on the accuracy of the implementations. We quantify the impact of parasitics on limiting the size and configuration of a 3-D XPoint array, and estimate the maximum acceptable size of a 3-D XPoint subarray.
引用
收藏
页码:88 / 96
页数:9
相关论文
共 50 条
  • [31] Logic Circuit and Memory Design for In-Memory Computing Applications Using Bipolar RRAMs
    Yang, Zongxian
    Wei, Lan
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [32] HieIM: Highly Flexible In-Memory Computing using STT MRAM
    Parveen, Farhana
    He, Zhezhi
    Angizi, Shaahin
    Fan, Deliang
    2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 361 - 366
  • [33] Accelerating Inference of Convolutional Neural Networks Using In-memory Computing
    Dazzi, Martino
    Sebastian, Abu
    Benini, Luca
    Eleftheriou, Evangelos
    FRONTIERS IN COMPUTATIONAL NEUROSCIENCE, 2021, 15
  • [34] Synthesis of Compact Crossbars for in-Memory Computing using Dynamic FBDDs
    Ul Hassen, Amad
    Khokhar, Salman Anwar
    Amin, Bilal
    2018 IEEE 18TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2018,
  • [35] A Multilevel Cell STT-MRAM-Based Computing In-Memory Accelerator for Binary Convolutional Neural Network
    Pan, Yu
    Ouyang, Peng
    Zhao, Yinglin
    Kang, Wang
    Yin, Shouyi
    Zhang, Youguang
    Zhao, Weisheng
    Wei, Shaojun
    IEEE TRANSACTIONS ON MAGNETICS, 2018, 54 (11)
  • [36] SCRIMP: A General Stochastic Computing Architecture using ReRAM in-Memory Processing
    Gupta, Saransh
    Imani, Mohsen
    Sim, Joonseop
    Huang, Andrew
    Wu, Fan
    Najafi, M. Hassan
    Rosing, Tajana
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1598 - 1601
  • [37] Automated Synthesis of Compact Multiplier Circuits for in-Memory Computing using ROBDDs
    Ul Hassen, Amad
    PROCEEDINGS OF THE IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH 2017), 2017, : 141 - 146
  • [38] Exploring STT-MRAM based In-Memory Computing Paradigm with Application of Image Edge Extraction
    He, Zhezhi
    Angizi, Shaahin
    Fan, Deliang
    2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 439 - 446
  • [39] Impact of Random Phase Distribution in 3D Vertical NAND Architecture of Ferroelectric Transistors on In-Memory Computing
    Choe, Gihun
    Shim, Wonbo
    Hur, Jae
    Khan, Asif Islam
    Yu, Shimeng
    2020 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2020), 2020, : 165 - 168
  • [40] In-Memory Computing using Memristor Arrays with Ultrathin 2D PdSeOx/PdSe2 Heterostructure
    Li, Yesheng
    Chen, Shuai
    Yu, Zhigen
    Li, Sifan
    Xiong, Yao
    Pam, Mer-Er
    Zhang, Yong-Wei
    Ang, Koh-Wee
    ADVANCED MATERIALS, 2022, 34 (26)