An L-band Fractional-N Synthesizer with noise-less Active Capacitor scaling

被引:0
|
作者
Sahu, Debapriya [1 ]
Ganeshan, Saravana [1 ]
Lachhwani, Ashish [1 ]
Sachdev, Rittu [1 ]
Chandrashekar, B. G. [1 ]
机构
[1] Texas Instruments Inc, Bangalore, Karnataka, India
来源
23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN | 2010年
关键词
Phase Locked Loop; Phase Noise; Loop filter; Charge pump; Operational amplifier; Trans-conductor; FREQUENCY-SYNTHESIZER; LOOP;
D O I
10.1109/VLSI.Design.2010.12
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In a charge-pump based type-II analog Phase Locked Loop (PLL), the loop filter often uses a small resistor along with a big integrating capacitor for good phase noise performance This comes at the cost of large silicon area or external component The noise from the resistor contributes to the output phase noise through both feedback and feed-forward paths and hence has a presence in the output over a very wide frequency band In this PLL, the loop filter avoids the feed-forward and limits the contribution of the resistor noise over a narrow frequency band This technique allows a large resistor to be used with a small capacitor without phase noise penalty The achieved independent control of bandwidth and stabilizing zero gives better stability and reduces noise peaking The integrated phase error achieved at 1 3GHz is -38dBc
引用
收藏
页码:241 / 245
页数:5
相关论文
共 45 条
  • [41] A 2.4-GHz Extended-Range Type-I ΣΔ Fractional-N Synthesizer With 1.8-MHz Loop Bandwidth and-110-dBc/Hz Phase Noise
    Shekhar, Sudip
    Gangopadhyay, Daibashish
    Woo, Eum-Chan
    Allstot, David J.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (08) : 472 - 476
  • [42] A 1-MHZ bandwidth 3.6-GHz 0.18-μm CMOS fractional-N synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase noise
    Meninger, SE
    Perrott, MH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (04) : 966 - 980
  • [43] A 3.5-6.8-GHz Wide -Bandwidth DTC-Assisted Fractional-N All-Digital PLL With a MASH ΔΣ-TDC for Low In-Band Phase Noise
    Wu, Ying
    Shahmohammadi, Mina
    Chen, Yue
    Lu, Ping
    Staszewski, Robert Bogdan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (07) : 1885 - 1903
  • [44] A 9.2-12GHz, 90nm digital fractional-N synthesizer with stochastic TDC calibration and-35/-41dBc integrated phase noise in the 5/2.5GHz bands
    Ravi, A.
    Pellerano, S.
    Ornelas, C.
    Lakdawala, H.
    Tetzlaff, T.
    Degani, O.
    Sajadieh, M.
    Soumyanath, K.
    2010 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2010, : 143 - +
  • [45] A 2.2-GHz 3.2-mW DTC-Free Sampling ΔΣ Fractional-N PLL With-110-dBc/Hz In-Band Phase Noise and-246-dB FoM and-83-dBc Reference Spur
    Tao, Jingcheng
    Heng, Chun-Huat
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (09) : 3317 - 3329