An L-band Fractional-N Synthesizer with noise-less Active Capacitor scaling

被引:0
|
作者
Sahu, Debapriya [1 ]
Ganeshan, Saravana [1 ]
Lachhwani, Ashish [1 ]
Sachdev, Rittu [1 ]
Chandrashekar, B. G. [1 ]
机构
[1] Texas Instruments Inc, Bangalore, Karnataka, India
来源
23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN | 2010年
关键词
Phase Locked Loop; Phase Noise; Loop filter; Charge pump; Operational amplifier; Trans-conductor; FREQUENCY-SYNTHESIZER; LOOP;
D O I
10.1109/VLSI.Design.2010.12
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In a charge-pump based type-II analog Phase Locked Loop (PLL), the loop filter often uses a small resistor along with a big integrating capacitor for good phase noise performance This comes at the cost of large silicon area or external component The noise from the resistor contributes to the output phase noise through both feedback and feed-forward paths and hence has a presence in the output over a very wide frequency band In this PLL, the loop filter avoids the feed-forward and limits the contribution of the resistor noise over a narrow frequency band This technique allows a large resistor to be used with a small capacitor without phase noise penalty The achieved independent control of bandwidth and stabilizing zero gives better stability and reduces noise peaking The integrated phase error achieved at 1 3GHz is -38dBc
引用
收藏
页码:241 / 245
页数:5
相关论文
共 45 条
  • [31] A fast automatic frequency and amplitude control LC-VCO circuit with noise filtering technique for a fractional-N PLL frequency synthesizer
    Hati, Manas Kumar
    Bhattacharyya, Tarun Kanti
    MICROELECTRONICS JOURNAL, 2016, 52 : 134 - 146
  • [32] A fractional-N frequency synthesizer architecture utilizing a mismatch compensated PFD/DAC structure for reduced quantization-induced phase noise
    Meninger, SE
    Perrott, MH
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (11) : 839 - 849
  • [33] A Wideband Fractional-N Synthesizer with Low Effort Adaptive Phase Noise Cancellation for Low-Power Short-Range Standards
    Zhang, Ye
    Mueller, Jan Henning
    Mohr, Bastian
    Liao, Lei
    Atac, Aytac
    Wunderlich, Ralf
    Heinen, Stefan
    PROCEEDINGS OF THE 2015 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC 2015), 2015, : 71 - 74
  • [34] A Σ-Δ fractional-N frequency synthesizer using a wide-band integrated VCO and a fast AFC technique for GSM/GPRS/WCDMA applications
    Lee, HI
    Cho, JK
    Lee, KS
    Hwang, IC
    Ahn, TW
    Nah, KS
    Park, BH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (07) : 1164 - 1169
  • [35] A Low-Noise Inductor-less Fractional-N Sub-Sampling PLL with Multi-Ring Oscillator
    Liao, Dongyi
    Wang, Ruixin
    Dai, Fa Foster
    2017 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2017, : 108 - 111
  • [36] Single chip direct conversion CMOS transceiver for quad-band GSM/GPRS/EDGE and WLAN with integrated VCO's and fractional-N synthesizer
    Manku, T
    Kahrizi, M
    Snyder, C
    Ling, Y
    Khajehpour, J
    Wei, J
    Lee, K
    Yavorskyy, V
    Lai, Y
    Kung, W
    Devison, S
    Wong, L
    Dosanjh, S
    Trainor, K
    Tran, A
    Marchesan, D
    Schumacher, M
    Weale, G
    Holditch, S
    2004 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2004, : 423 - 426
  • [37] A Low-Noise Wide-BW 3.6-GHz Digital ΔΣ Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation
    Hsu, Chun-Ming
    Straayer, Matthew Z.
    Perrott, Michael H.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (12) : 2776 - 2786
  • [38] A 210fs RMS jitter 187.5 MHz-3GHz fractional-N frequency synthesizer with quantization noise suppression techniques and chopping differential charge pump for SDR applications
    Li, Haoming
    Shen, Yupeng
    Wang, Tengjia
    Liu, Jiarui
    MICROELECTRONICS JOURNAL, 2019, 85 : 135 - 143
  • [39] A wide band fractional-N digital PLL with a noise shaping 2-D time to digital converter for LTE-A applications
    Mahmoud, Ahmed
    Andreani, Pietro
    Lu, Ping
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 89 (02) : 337 - 345
  • [40] A 28GHz Quadrature Fractional-N Synthesizer for 5G Mobile Communication with Less than 100fs jitter in 65nm CMOS
    El-Halwagy, W.
    Nag, A.
    Hisayasu, P.
    Aryanfar, F.
    Mousavi, P.
    Hossain, M.
    2016 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2016, : 118 - 121