Self-organized computation with unreliable, memristive nanodevices

被引:219
作者
Snider, G. S. [1 ]
机构
[1] Hewlett Packard Labs, Palo Alto, CA 94304 USA
关键词
CELL RECEPTIVE-FIELDS; ARCHITECTURE; ORIENTATION; CIRCUITS; MODEL; INTERCONNECT; TOLERANCE; CROSSNETS; NETWORKS; DEVICES;
D O I
10.1088/0957-4484/18/36/365202
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Nanodevices have terrible properties for building Boolean logic systems: high defect rates, high variability, high death rates, drift, and ( for the most part) only two terminals. Economical assembly requires that they be dynamical. We argue that strategies aimed at mitigating these limitations, such as defect avoidance/reconfiguration, or applying coding theory to circuit design, present severe scalability and reliability challenges. We instead propose to mitigate device shortcomings and exploit their dynamical character by building self-organizing, self-healing networks that implement massively parallel computations. The key idea is to exploit memristive nanodevice behavior to cheaply implement adaptive, recurrent networks, useful for complex pattern recognition problems. Pulse-based communication allows the designer to make trade-offs between power consumption and processing speed. Self-organization sidesteps the scalability issues of characterization, compilation and configuration. Network dynamics supplies a graceful response to device death. We present simulation results of such a network-a self-organized spatial filter array-that demonstrate its performance as a function of defects and device variation.
引用
收藏
页数:13
相关论文
共 68 条
[1]   Self-assembled networks with neural computing attributes [J].
Bandyopadhyay, S ;
Menon, L ;
Kouklin, N ;
Williams, PF ;
Ianno, NJ .
SMART MATERIALS AND STRUCTURES, 2002, 11 (05) :761-766
[2]   Combined Hebbian development of geniculocortical and lateral connectivity in a model of primary visual cortex [J].
Bartsch, AP ;
van Hemmen, JL .
BIOLOGICAL CYBERNETICS, 2001, 84 (01) :41-55
[3]  
BECKETT P, 2002, 7 C AS PAC COMP SYST
[4]  
BEIU V, 2004, P 15 IEEE INT C APPL
[5]  
Carpenter G.A., 1991, PATTERN RECOGN
[6]   MEMRISTIVE DEVICES AND SYSTEMS [J].
CHUA, LO ;
KANG, SM .
PROCEEDINGS OF THE IEEE, 1976, 64 (02) :209-223
[7]   Nonlinear circuit foundations for nanodevices, part I: The four-element torus [J].
Chua, LO .
PROCEEDINGS OF THE IEEE, 2003, 91 (11) :1830-1859
[8]   Defect tolerance on the Teramac custom computer [J].
Culbertson, WB ;
Amerson, R ;
Carter, RJ ;
Kuekes, P ;
Snider, G .
5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 1997, :116-123
[9]   Nonphotolithographic nanoscale memory density prospects [J].
DeHon, A ;
Goldstein, SC ;
Kuekes, PJ ;
Lincoln, P .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2005, 4 (02) :215-228
[10]   Array-based architecture for FET-based, nanoscale electronics [J].
DeHon, A .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2003, 2 (01) :23-32