An algorithm for the ηT pairing calculation in characteristic three and its hardware implementation

被引:18
|
作者
Beuchat, Jean-Luc [1 ]
Shirase, Masaaki [2 ]
Takagi, Tsuyoshi [2 ]
Okamoto, Eiji [1 ]
机构
[1] Univ Tsukuba, Tsukuba, Ibaraki 305, Japan
[2] Future Univ Hakodate, Hakodate, Hokkaido, Japan
来源
18TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS | 2007年
关键词
D O I
10.1109/ARITH.2007.10
中图分类号
O29 [应用数学];
学科分类号
070104 ;
摘要
In this paper, we propose a modified eta T pairing algorithm in characteristic three which does not need any cube root extraction. We also discuss its implementation on a low cost platform which hosts an Altera Cyclone II FPGA device. Our pairing accelerator is ten times faster than previous known FPGA implementations in characteristic three.
引用
收藏
页码:97 / +
页数:3
相关论文
共 50 条
  • [41] A coprocessor for the final exponentiation of the ητ pairing in characteristic three
    Beuchat, Jean-Luc
    Brisebarre, Nicolas
    Shirase, Masaaki
    Takagi, Tsuyoshi
    Okamoto, Eiji
    ARITHMETIC OF FINITE FIELDS, PROCEEDINGS, 2007, 4547 : 25 - +
  • [42] A Hardware Oriented Approximate Convex Hull Algorithm and its FPGA Implementation
    Mori, Tatsuma
    Manabe, Taito
    Shibata, Yuichiro
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2022, E105A (03) : 459 - 467
  • [43] Efficient algorithm for automatic road sign recognition and its hardware implementation
    Chokri Souani
    Hassene Faiedh
    Kamel Besbes
    Journal of Real-Time Image Processing, 2014, 9 : 79 - 93
  • [44] AN EFFICIENT, PARALLEL-SYMMETRIC THINNING ALGORITHM AND ITS HARDWARE IMPLEMENTATION
    BOURBAKIS, NG
    JANG, W
    MICROPROCESSING AND MICROPROGRAMMING, 1988, 23 (1-5): : 115 - 121
  • [45] A fault-tolerant message passing algorithm and its hardware implementation
    Sirakoulis, GC
    Raptis, V
    Karafyllidis, I
    Tsalides, P
    Thanailakis, A
    ADVANCES IN ENGINEERING SOFTWARE, 2005, 36 (03) : 159 - 171
  • [46] Modified Particle Swarm Optimization Algorithm Facilitating Its Hardware Implementation
    Rajewski, Michal
    Dlugosz, Zofia
    Dlugosz, Rafal
    Talaska, Tomasz
    PROCEEDINGS OF 2020 27TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES), 2020, : 227 - 231
  • [47] An Improved Parallel Singular Value Algorithm and Its Implementation for Multicore Hardware
    Haidar, Azzam
    Kurzak, Jakub
    Luszczek, Piotr
    2013 INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SC), 2013,
  • [48] An Improved Color Attenuation Priori Dehazing Algorithm and Its Hardware Implementation
    Qi, Shijie
    Li, Qian
    Wang, Yuzhuo
    2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
  • [49] Efficient algorithm for automatic road sign recognition and its hardware implementation
    Souani, Chokri
    Faiedh, Hassene
    Besbes, Kamel
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2014, 9 (01) : 79 - 93
  • [50] The Weil pairing, and its efficient calculation
    Miller, VS
    JOURNAL OF CRYPTOLOGY, 2004, 17 (04) : 235 - 261