Efficient multiplierless implementation of FIR filters of variable bandwidth and sharp transition using a prefilter-equalizer cascade structure

被引:0
作者
Hu, XJ [1 ]
DeBrunner, LS [1 ]
DeBrunner, V [1 ]
机构
[1] Univ Oklahoma, Sch Elect & Comp Engn, Norman, OK 73019 USA
来源
Proceedings of the Sixth IASTED International Conference on Signal and Image Processing | 2004年
关键词
FIR filters; implementation; prefilter; multiplierless;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
We develop a multiplierless implementation structure with significant area reduction for FIR filters with arbitrary bandwidth. A 2 stage prefilter-equalizer structure is used to reduce implementation complexity while achieving high stopband attenuation and a sharp transition band. Other prefilter-equalizer approaches typically focus only on the narrow band filter design, however our approach allows filters with arbitrary bandwidth to be realized with simple complexity. Our prefilter provides good stopband attenuation and a sharp transition band through frequency masking. Our approach for the second level is targeted at reducing the complexity of the equalizer required. We apply variable precision coefficient techniques to further reduce the complexity of the circuit. We provide a systematic design procedure that can be used to create efficient cascading FIR filters which is illustrated by narrow-band and wide-band examples.
引用
收藏
页码:336 / 340
页数:5
相关论文
共 9 条
  • [1] A NEW APPROACH TO FIR DIGITAL-FILTERS WITH FEWER MULTIPLIERS AND REDUCED SENSITIVITY
    ADAMS, JW
    WILLSON, AN
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1983, 30 (05): : 277 - 283
  • [2] FIR FILTERS USING INTERPOLATED PREFILTERS AND EQUALIZERS
    CABEZAS, JCE
    DINIZ, PSR
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (01): : 17 - 23
  • [3] Variable statistical wordlength in digital filters
    Dempster, AG
    Macleod, MD
    [J]. IEE PROCEEDINGS-VISION IMAGE AND SIGNAL PROCESSING, 1996, 143 (01): : 62 - 66
  • [4] GUSTAFSSON O, 2000, EUR SIGN PROC C TAMP
  • [5] HU X, 2002, ISCAS 02 PHOEN AZ MA
  • [6] Kaiser J. F., 1974, Proceedings of the 1974 IEEE International Symposium on Circuits and Systems, P20
  • [7] LIM YC, 1986, IEEE T CIRCUITS SYST, V33, P357
  • [8] DESIGN OF COMPUTATIONALLY EFFICIENT INTERPOLATED FIR FILTERS
    SARAMAKI, T
    NEUVO, Y
    MITRA, SK
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (01): : 70 - 88
  • [9] ON PREFILTERS FOR DIGITAL FIR FILTER DESIGN
    VAIDYANATHAN, PP
    BEITMAN, G
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1985, 32 (05): : 494 - 499