Minimizing total weighted tardiness on parallel batch-processing machine scheduling problems with varying machine capacities

被引:6
作者
Chou, Fuh-Der [1 ]
Wang, Hui-Mei [2 ]
机构
[1] Ching Yun Univ Jung Li, Dept Ind Engn & Management, Tao Yuan, Taiwan
[2] Vanung Univ, Dept Management & Informat Technol, Tao Yuan, Taiwan
来源
MECHANICAL AND AEROSPACE ENGINEERING, PTS 1-7 | 2012年 / 110-116卷
关键词
parallel batch-processing machines; total weighted tardiness; compatible product families;
D O I
10.4028/www.scientific.net/AMM.110-116.3906
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
This paper extends the study of Mathirajan et al. (Minimizing total weighted tardiness on a batch-processing machine with non-agreeable release times and due dates. Int. J. Adv. Manuf. Technol., 2010, doi: 10.1007/s00170-009-2342-y) to parallel batch-processing machine problems because these have not been examined to date. For the problem concerning compatible product families, job release times, non-identical job sizes, and varying machine capacities, we propose a mixed integer programming (MIP) model, and a number of simple dispatch-based heuristic and simulated annealing (SA) algorithms. Computational results revealed that the proposed SA is capable of obtaining similar solutions acquired by MIP within a short time. The SA algorithms outperform other heuristic algorithms with respect to solution quality.
引用
收藏
页码:3906 / +
页数:3
相关论文
共 8 条
[1]  
Balasubramanian H, 2004, INT J PROD RES, V42, P1621, DOI [10.1080/00207540310001636994, 10.1080/00207543310001636994]
[2]   A memetic algorithm for minimizing total weighted tardiness on parallel batch machines with incompatible job families and dynamic job arrival [J].
Chiang, Tsung-Che ;
Cheng, Hsueh-Chien ;
Fu, Li-Chen .
COMPUTERS & OPERATIONS RESEARCH, 2010, 37 (12) :2257-2269
[3]   SCHEDULING FOR A SINGLE SEMICONDUCTOR BATCH-PROCESSING MACHINE TO MINIMIZE TOTAL WEIGHTED TARDINESS [J].
Chou, Fuh-Der ;
Wang, Hui-Mei .
JOURNAL OF INDUSTRIAL AND PRODUCTION ENGINEERING, 2008, 25 (02) :136-147
[4]  
Graham R. L., 1979, Discrete Optimisation, P287
[5]  
Li L., 2009, P IEEE C AUT SCI ENG, P280
[6]   A literature review, classification and simple meta-analysis on scheduling of batch processors in semiconductor [J].
Mathirajan, M. ;
Sivakumar, A. I. .
INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2006, 29 (9-10) :990-1001
[7]   Minimizing total weighted tardiness on a batch-processing machine with non-agreeable release times and due dates [J].
Mathirajan, Muthu ;
Bhargav, V. ;
Ramachandran, V. .
INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2010, 48 (9-12) :1133-1148
[8]   Minimizing total weighted tardiness on a single batch process machine with incompatible job families [J].
Perez, IC ;
Fowler, JW ;
Carlyle, WM .
COMPUTERS & OPERATIONS RESEARCH, 2005, 32 (02) :327-341