Towards Dynamically Reconfigurable SoCs (DRSoCs) in industrial automation: State of the art, challenges and opportunities

被引:2
作者
Ochoa-Ruiz, Gilberto [1 ]
Maria Aguilar-Lobo, Lina [1 ]
Bevan, Romain [2 ]
de Lamotte, Florent [3 ]
Diguet, Jean-Philippe [4 ]
机构
[1] Univ Autonoma Guadalajara, Zapopan, Mexico
[2] ComposiTIC, Lab STICC, Ploemeur, France
[3] UBS, Lab STICC, Paris, France
[4] CNRS, Lab STICC, Paris, France
关键词
Field Programmable Gate-Array; DRSoCs; Partial reconfiguration; IEC; 61499; standard; Distributed control systems; IEC; 61499; SYSTEMS; EXECUTION; FRAMEWORK; PLATFORM; DESIGN;
D O I
10.1016/j.micpro.2018.07.002
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we analyze the state of the IEC 61499 standard for the specification of distributed control systems (DCS). First, we discuss the limitations of previous efforts regarding the implementation of DCS, as well as the rationale for the introduction of the IEC 61499. Then, we embark in a succinct analysis of the standard and the associated models for DCS platforms, outlining the main barriers that have hindered its widespread adoption. We argue that a common architectural framework (which is currently lacking) for implementing full-fledged IEC 61499 is necessary, especially if features such as fine-grained distribution and reconfiguration are to be supported. We posit that Dynamically Reconfigurable Systems on Chip (DRSoCs) represent an excellent implementation choice for enabling such platforms,thanks to the strides made by the reconfigurable computing community in recent years, in terms of tools for implementing such systems, but also in new architectural principles and design paradigms based on Reconfigurable OSes. Moreover, we provide some compelling reasons for bringing those two domains together, as well as the challenges that need to be overcome in order to harmonize both efforts.
引用
收藏
页码:20 / 40
页数:21
相关论文
共 96 条
[1]  
Andren F., 2012, 38 ANN C IEEE IND EL
[2]  
[Anonymous], 2008, HIGH LEVEL SYNTHESIS
[3]  
[Anonymous], 2016, 2016 INT C RECONFIGU, DOI DOI 10.1109/RECONFIG.2016.7857186
[4]  
[Anonymous], 2005, 614991 IEC
[5]  
Astarloa A., 2016, XILINX XCELL J, V94, P14
[6]   Design Tools for Implementing Self-Aware and Fault-Tolerant Systems on FPGAs [J].
Beckhoff, Christian ;
Koch, Dirk ;
Torresen, Jim .
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2014, 7 (02)
[7]   A Design Approach to Automatically Generate On-Chip Monitors during High-Level Synthesis of Hardware Accelerator [J].
Ben Hammouda, Mohamed ;
Coussy, Philippe ;
Iagadec, Loic .
GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, :273-278
[8]  
Blouin D., 2015, AD HARDW SYST AHS 20, P1
[9]  
Brebner G., 1997, FPGAs for Custom Computing Machines, P77
[10]  
Chang A., 2015, XILINX XCELL J, V92, P32