EDXY - A low cost congestion-aware routing algorithm for network-on-chips

被引:57
作者
Lotfi-Kamran, P. [1 ]
Rahmani, A. M. [1 ]
Daneshtalab, M. [1 ,2 ]
Afzali-Kusha, A. [1 ]
Navabi, Z. [1 ,3 ]
机构
[1] Univ Tehran, Sch Elect & Comp Engn, Nanoelect Ctr Excellence, Tehran 14174, Iran
[2] Univ Turku, Comp Syst Lab, Turku, Finland
[3] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA
关键词
Network-on-chip; Routing algorithm; Adaptive; Dynamic XY; Bursty traffic; Non uniform traffic; Low latency routing; Link failure tolerant; TURN MODEL;
D O I
10.1016/j.sysarc.2010.05.002
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, an adaptive routing algorithm for two-dimensional mesh network-on-chips (NoCs) is presented. The algorithm, which is based on Dynamic XY (DyXY), is called Enhanced Dynamic XY (EDXY). It is congestion-aware and more link failure tolerant compared to the DyXY algorithm. On contrary to the DyXY algorithm, it can avoid the congestion when routing from the current switch to the destination whose X position (Y position) is exactly one unit apart from the switch X position (Y position). This is achieved by adding two congestion wires (one in each direction) between each two cores which indicate the existence of congestion in a row (column). The same wires may be used to alarm a link failure in a row (column). These signals enable the routing algorithm to avoid these paths when there are other paths between the source and destination pair. To assess the latency of the proposed algorithm, uniform, transpose, hotspot, and realistic traffic profiles for packet injection are used. The simulation results reveal that EDXY can achieve lower latency compared to those of other adaptive routing algorithms across all workloads examined, with a 20% average and 30% maximum latency reduction on SPLASH-2 benchmarks running on a 49-core CMP. The area of the technique is about the same as those of the other routing algorithms. (C) 2010 Elsevier B.V. All rights reserved.
引用
收藏
页码:256 / 264
页数:9
相关论文
共 22 条
[1]  
[Anonymous], IEEE COMPUTERS
[2]   Networks on chips: A new SoC paradigm [J].
Benini, L ;
De Micheli, G .
COMPUTER, 2002, 35 (01) :70-+
[3]  
Bertsekas D. P., 1992, Data Networks, V2nd
[4]   The odd-even turn model for adaptive routing [J].
Chiu, GM .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2000, 11 (07) :729-738
[5]  
Daily W. J., 2004, PRINCIPLES PRACTICES
[6]  
Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
[7]  
Duato J., 1997, INTERCONNECTION NETW
[8]  
Dumitras T, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P790
[9]  
FEIGE U, 1992, AN S FDN CO, P553
[10]  
GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384