A Predictive Noise Shaping SAR ADC with Redundancy

被引:0
|
作者
Xie, Shuang [1 ]
机构
[1] Shandong Univ, Sch Microelect, 1500 Shunhua Rd, Jinan 250101, Peoples R China
关键词
predictive SAR; noise-shaping SAR; redundancy; digital error correction;
D O I
10.1142/S0218126622503078
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a predictive noise shaping (NS) Successive Approximation (SAR) Analogto-Digital Converter (ADC), which improves its conversion speed by 25%, compared to its counterpart with 0.3% less redundancy. It begins by investigating the Signal to Noise and Distortion Ratio (SNDR) degradation when using a lower Oversampling Ratio (OSR, e.g., 8) than required in the prior state-of-the-art works, when predicting the first 4 MSBs with a second-order predictor. Later, it compares the SNDR for the same predictor with and without the bit weight redundancy in the capacitor array. In addition, designs with various levels of redundancies and OSRs are compared on their SNDRs. Both MATLAB and Cadence simulation results verified that by introducing 0.3% more redundant bit weight, either 8 dB more SNDR at the same bandwidth, or 25% speed improvement can be obtained while maintaining its SNDR.
引用
收藏
页数:10
相关论文
共 50 条
  • [41] An Improved Foreground Calibration Method for Capacitor Mismatch in NS-SAR ADC
    Li, Jianzheng
    Zhao, Yuchen
    Hu, Weimin
    Liu, Yufei
    Qin, Yajie
    Liu, Ziwei
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [42] A 6-bit, 0.2 V to 0.9 V Highly Digital Flash ADC With Comparator Redundancy
    Daly, Denis C.
    Chandrakasan, Anantha P.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (11) : 3030 - 3038
  • [43] Non-binary SAR ADC with Digital Error Correction for Low Power Applications
    Ogawa, Tomohiko
    Matsuura, Tatsuji
    Kobayashi, Haruo
    Takai, Nobukazu
    Hotta, Masao
    San, Hao
    Abe, Akira
    Yagi, Katsuyoshi
    Mori, Toshihiko
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 196 - 199
  • [44] A Design of 44.1 fJ/Conv-Step 12-Bit 80 ms/s Time Interleaved Hybrid Type SAR ADC With Redundancy Capacitor and On-Chip Time-Skew Calibration
    Verma, Deeksha
    Rikan, Behnam S.
    Shehzad, Khuram
    Kim, Sung Jin
    Khan, Danial
    Kommangunta, Venkatesh
    Shah, Syed Adil Ali
    Pu, Younggun
    Yoo, Sang-Sun
    Hwang, Keum Cheol
    Yang, Youngoo
    Lee, Kang-Yoon
    IEEE ACCESS, 2021, 9 : 133143 - 133155
  • [45] Upper Bound on Redundancy Reduction in Predictive-Entropy Subband Image Coding
    卓伦·布依可维奇
    中国图象图形学报, 1997, (04) : 37 - 47
  • [46] Multi-modal communication: song sparrows increase signal redundancy in noise
    Akcay, Caglar
    Beecher, Michael D.
    BIOLOGY LETTERS, 2019, 15 (10)
  • [47] Low-Power SAR ADC Design: Overview and Survey of State-of-the-Art Techniques
    Tang, Xiyuan
    Liu, Jiaxin
    Shen, Yi
    Li, Shaolan
    Shen, Linxiao
    Sanyal, Arindam
    Ragab, Kareem
    Sun, Nan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (06) : 2249 - 2262
  • [48] Redundancy-Based Predictive Fault Detection on Electric Motors by Stationary Wavelet Transform
    Bayram Kara, Duygu
    Seker, Serhat
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2017, 53 (03) : 2997 - 3004
  • [49] A CMOS image sensor with improved readout speed using column SAR ADC with digital error correction
    Xie, Shuang
    Theuwissen, Albert
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [50] A high speed fully self-timed SAR ADC with an on-chip adaptative reference buffer
    Zhao, Yifei
    Ye, Mao
    Gao, Man
    Zhao, Yiqiang
    2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,