A Predictive Noise Shaping SAR ADC with Redundancy

被引:0
|
作者
Xie, Shuang [1 ]
机构
[1] Shandong Univ, Sch Microelect, 1500 Shunhua Rd, Jinan 250101, Peoples R China
关键词
predictive SAR; noise-shaping SAR; redundancy; digital error correction;
D O I
10.1142/S0218126622503078
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a predictive noise shaping (NS) Successive Approximation (SAR) Analogto-Digital Converter (ADC), which improves its conversion speed by 25%, compared to its counterpart with 0.3% less redundancy. It begins by investigating the Signal to Noise and Distortion Ratio (SNDR) degradation when using a lower Oversampling Ratio (OSR, e.g., 8) than required in the prior state-of-the-art works, when predicting the first 4 MSBs with a second-order predictor. Later, it compares the SNDR for the same predictor with and without the bit weight redundancy in the capacitor array. In addition, designs with various levels of redundancies and OSRs are compared on their SNDRs. Both MATLAB and Cadence simulation results verified that by introducing 0.3% more redundant bit weight, either 8 dB more SNDR at the same bandwidth, or 25% speed improvement can be obtained while maintaining its SNDR.
引用
收藏
页数:10
相关论文
共 50 条
  • [31] A 0.0045mm2 31.5uW 312.5kHz-BW 2nd-Order Noise-shaping SAR ADC with a Dynamic-Bulk-Switching Single-Transistor Amplifier
    Cui, Jiajia
    Ye, Siyuan
    Gao, Jihang
    Xu, Xinhang
    Luan, Yaohui
    Li, Jie
    Chen, Zhuoyi
    He, Yandong
    Huang, Ru
    Ye, Le
    Shen, Linxiao
    2024 50TH IEEE EUROPEAN SOLID-STATE ELECTRONICS RESEARCH CONFERENCE, ESSERC 2024, 2024, : 373 - 376
  • [32] A 14-Bit 30-MS/s 38-mW SAR ADC Using Noise Filter Gear Shifting
    Kramer, Martin
    Janssen, Erwin
    Doris, Kostas
    Murmann, Boris
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (02) : 116 - 120
  • [33] FIBONACCI SEQUENCE WEIGHTED SAR ADC AS GOLDEN SECTION SEARCH
    Arai, Hirotaka
    Arafune, Takuya
    Shibuya, Shohei
    Kobayashi, Yutaro
    Asami, Koji
    Kobayashi, Haruo
    2017 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS 2017), 2017, : 657 - 662
  • [34] A 10-bit 100-MS/s Pipelined SAR ADC with Redundancy Generation using Capacitor-based DAC and Linearity-improved Dynamic Amplifier
    Lee, Han-Yeol
    Youn, Eunji
    Jang, Young-Chan
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2019, 19 (04) : 378 - 387
  • [35] FDM MIMO Spaceborne SAR Tomography by Minimum Redundancy Wavenumber Illumination
    Tebaldini, Stefano
    Manzoni, Marco
    Ferro-Famil, Laurent
    Banda, Francesco
    Giudici, Davide
    IEEE TRANSACTIONS ON GEOSCIENCE AND REMOTE SENSING, 2024, 62 : 1 - 19
  • [36] Non-Binary SAR ADC with a Two-Mode Comparator
    Jianni, Li
    Reddy, Yelaka Sunilgavaskar
    Lam, Yvonne Y. H.
    2014 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT): SILICON TECHNOLOGY HEATS UP FOR THZ, 2014,
  • [37] A segmented SAR/SS ADC with digital error correction and programmable resolution for column-parallel sensor arrays
    Dai, Shanshan
    Hu, Kangping
    Rosenstein, Jacob K.
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [38] A 12.5-ENOB 10-kS/s Redundant SAR ADC in 65-nm CMOS
    Zhang, Dai
    Alvandpour, Atila
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (03) : 244 - 248
  • [39] Exploiting sensor redundancy for the calculation of fractional derivatives in the presence of noise
    Tenreiro Machado, J. A.
    SIGNAL PROCESSING, 2012, 92 (01) : 204 - 209
  • [40] Time Assisted SAR ADC with Bit-guess and Digital Error Correction
    Canal, Bruno
    Klimach, Hamilton D.
    Bampi, Sergio
    Balen, Tiago R.
    2022 35TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2022), 2022,