A Predictive Noise Shaping SAR ADC with Redundancy

被引:0
|
作者
Xie, Shuang [1 ]
机构
[1] Shandong Univ, Sch Microelect, 1500 Shunhua Rd, Jinan 250101, Peoples R China
关键词
predictive SAR; noise-shaping SAR; redundancy; digital error correction;
D O I
10.1142/S0218126622503078
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a predictive noise shaping (NS) Successive Approximation (SAR) Analogto-Digital Converter (ADC), which improves its conversion speed by 25%, compared to its counterpart with 0.3% less redundancy. It begins by investigating the Signal to Noise and Distortion Ratio (SNDR) degradation when using a lower Oversampling Ratio (OSR, e.g., 8) than required in the prior state-of-the-art works, when predicting the first 4 MSBs with a second-order predictor. Later, it compares the SNDR for the same predictor with and without the bit weight redundancy in the capacitor array. In addition, designs with various levels of redundancies and OSRs are compared on their SNDRs. Both MATLAB and Cadence simulation results verified that by introducing 0.3% more redundant bit weight, either 8 dB more SNDR at the same bandwidth, or 25% speed improvement can be obtained while maintaining its SNDR.
引用
收藏
页数:10
相关论文
共 50 条
  • [21] A 70-MHz Bandwidth Time-Interleaved Noise-Shaping SAR-Assisted Delta-Sigma ADC With Digital Cross-Coupling in 28-nm CMOS
    Santana, Lucas Moura
    Martens, Ewout
    Lagos, Jorge
    Wambacq, Piet
    Craninckx, Jan
    IEEE OPEN JOURNAL OF THE SOLID-STATE CIRCUITS SOCIETY, 2025, 5 : 11 - 20
  • [22] 1st-Order Error-Feedback Sampling-Rate Reconfigurable Noise-Shaping SAR ADC for Multi-Channel CMOS Front-End ASICs for Space Applications
    Karim, Rashid
    Grassi, Marco
    Malcovati, Piero
    2023 21ST IEEE INTERREGIONAL NEWCAS CONFERENCE, NEWCAS, 2023,
  • [23] A 12-bit 1.1GS/s Pipelined-SAR ADC With Adaptive Inter-Stage Redundancy in 28 nm CMOS
    Wen, Xianshan
    Fu, Tao
    Fang, Liang
    Gui, Ping
    IEEE ACCESS, 2024, 12 : 36951 - 36960
  • [24] A 12-bit 30MS/s SAR ADC with VCO-Based Comparator and Split-and-Recombination Redundancy for Bypass Logic
    Chang, Sheng
    Zhou, Xiong
    Ding, Zhaoming
    Li, Qiang
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [25] Concurrent Effect of Redundancy and Switching Algorithms in SAR ADCs
    Ricci, Luca
    Scaletti, Lorenzo
    Be, Gabriele
    Bertulessi, Luca
    Levantino, Salvatore
    Samori, Carlo
    Bonfanti, Andrea
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 900 - 904
  • [26] A Hybrid ADC Combining Capacitive DAC-Based Multi-bit/Cycle SAR ADC with Flash ADC
    Kim, Seung-Bum
    Kwon, Kee-Won
    2016 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATIONS (ICEIC), 2016,
  • [27] Charge Sharing Non-binary SAR ADC
    Chen, Xiangchen
    Yuan, Chao
    Lam, Yvonne Y. H.
    PROCEEDINGS OF THE 2012 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2012, : 92 - 94
  • [28] A 3.07 mW 30 MHz-BW 73.2 dB-SNDR Time-Interleaved Noise-Shaping SAR ADC With Self-Coupling Second-Order Error-Feedforward
    Zhao, Shulin
    Guo, Mingqiang
    Qi, Liang
    Xu, Dengke
    Wang, Guoxing
    Martins, Rui P.
    Sin, Sai-Weng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2023, 58 (10) : 2722 - 2732
  • [29] An 8-Bit 2.1-mW 350-MS/s SAR ADC With 1.5 b/cycle Redundancy in 65-nm CMOS
    Li, Dengquan
    Liu, Maliang
    Zhao, Lei
    Mao, Henghui
    Ding, Ruixue
    Zhu, Zhangming
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (11) : 2307 - 2311
  • [30] Redundancy Effect on the Performance of Digitally-Assisted SAR ADCs
    Pena-Ramos, Juan-Carlos
    Verhelst, Marian
    2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 276 - 279