A chip correlation MMSE receiver with multipath interference correlative timing for DS-CDMA systems

被引:0
作者
Hasegawa, T [1 ]
Shimizu, M [1 ]
机构
[1] Fujitsu Labs Ltd, Yokosuka, Kanagawa, Japan
来源
VTC2005-SPRING: 2005 IEEE 61ST VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-5, PROCEEDINGS | 2005年
关键词
component; CDMA; MMSE; multipath interference; equalizer;
D O I
暂无
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
We describe a chip correlation MMSE receiver with multipath interference correlative timing (MICT) for downlink direct-sequence code-division multiple access (DS-CDMA) systems. The receiver can be implemented easily, and analysis shows that the proposed method can obtain a chip correlation matrix that is about 50-times faster than the covariance matrix in W-CDMA systems, and the bit error rate (BER) performance of the receiver is the same as that of conventional maximum likelihood detectors (MLDs), operating under ideal conditions. Further, computer simulations showed that the BER performance maintained a good performance even in fast fading environments.
引用
收藏
页码:1740 / 1744
页数:5
相关论文
共 8 条
[1]  
*3GPP, TR25213 3GPP
[2]  
*3GPP, TS25211 3GPP
[3]  
*3GPP, TS25101 3GPP
[4]  
*3GPP, TR25991 3GPP
[5]   A generalized RAKE receiver for interference suppression [J].
Bottomley, GE ;
Ottosson, T ;
Wang, YPE .
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2000, 18 (08) :1536-1545
[6]  
Hasegawa T, 2002, IEEE VTS VEH TECHNOL, P1205, DOI 10.1109/VTC.2002.1002805
[7]  
HASEGAWA T, 2003, P IEEE VEH TECH C VT
[8]  
Kutz G, 2002, IEEE VTS VEH TECHNOL, P1352, DOI 10.1109/VETECF.2002.1040436