Vector Matrix Multiplier on Field Programmable Analog Array

被引：7
作者：
Schlottmann, Craig [1 ]
Petre, Csaba [1 ]
Hasler, Paul [1 ]
机构：
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
来源：
2010 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING | 2010年
关键词：
Analog multiplier; FPAA; Floating gate;
D O I：
10.1109/ICASSP.2010.5495508
中图分类号：
O42 [声学];
学科分类号：
070206 ; 082403 ;
摘要：
This paper presents a vector-matrix multiplier (VMM), which can be easily implemented on a field programmable analog array (FPAA). This VMM can be synthesized directly into the switch-fabric of the FPAA, allowing for incredibly dense matrix operations. As an important aspect of this system, we utilize a complete chain of tools that compile the VMM design from Simulink blocks onto the FPAA hardware. We also demonstrate the usefulness of the analog VMM by relying on it to perform two common signal processing tasks.
引用
收藏
页码：1522 / 1525
页数：4
相关论文
共 8 条
  • [1] MATIA:: A programmable 80 μW/frame CMOS block matrix transform imager architecture
    Bandyopadhyay, A
    Lee, J
    Robucci, RW
    Hasler, P
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (03) : 663 - 672
  • [2] Placement for large-scale floating-gate field-programable analog arrays
    Baskaya, Faik
    Reddy, Sasank
    Lim, Sung Kyu
    Anderson, David V.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (08) : 906 - 910
  • [3] RASP 2.8: A New Generation of Floating-gate based Field Programmable Analog Array
    Basu, Arindam
    Twigg, Christopher M.
    Brink, Stephen
    Hasler, Paul
    Petre, Csaba
    Ramakrishnan, Shubha
    Koziol, Scott
    Schlottmann, Craig
    [J]. PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 213 - +
  • [4] A fully integrated architecture for fast programming of floating gates
    Basu, Arindarn
    Hasler, Paul
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 957 - 960
  • [5] Sub-microwatt analog VLSI trainable pattern classifier
    Chakrabartty, Shantanu
    Cauwenberghs, Gert
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (05) : 1169 - 1179
  • [6] A 531 nW/MHz, 128x32 current-mode programmable analog vector-matrix multiplier with over two decades of linearity
    Chawla, R
    Bandyopadhyay, A
    Srinivasan, V
    Hasler, P
    [J]. PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 651 - 654
  • [7] Automated conversion of Simulink designs to analog hardware on an FPAA
    Petre, Csaba
    Schlottmann, Craig
    Hasler, Paul
    [J]. PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 500 - 503
  • [8] Programmable floating gate FPAA switches are not dead weight
    Twigg, Christopher M.
    Gray, Jordan D.
    Hasler, Paul E.
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 169 - 172
1