Parallel decoding of turbo product codes for high data rate communication

被引:0
作者
Zhang, XJ [1 ]
Zhao, M [1 ]
Zhou, SD [1 ]
Wang, J [1 ]
机构
[1] Tsing Hua Univ, Dept Elect Engn, Beijing 100084, Peoples R China
来源
57TH IEEE VEHICULAR TECHNOLOGY CONFERENCE, VTC 2003-SPRING, VOLS 1-4, PROCEEDINGS | 2003年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a parallel decoding algorithm of turbo product codes (TPC) to enable simultaneous decoding of P (greater than or equal to2) linear code vectors of a product code, therefore the decoding throughput is increased by P times without performance degradation. The implementation of an 8-parallel-processing decoder for TPC (64,57,4)(2) with FPGA has achieved the decoding throughput of 40Mbit/s with 4 iterative decoding at 72MHz clock.
引用
收藏
页码:2372 / 2375
页数:4
相关论文
共 2 条
[1]   A parallel decoder for low latency decoding of turbo product codes [J].
Argon, C ;
McLaughlin, SW .
IEEE COMMUNICATIONS LETTERS, 2002, 6 (02) :70-72
[2]  
RAMESH, 1998, IEEE T COMMUN, V46, P1003