Using reconfigurable computers for DSP image processing

被引:0
|
作者
Taher, Mohamed [1 ]
El-Ghazawi, Tarek [2 ]
机构
[1] Ain Shams Univ, Cairo, Egypt
[2] George Washington Univ, Washington, DC 20052 USA
来源
IDT 2007: SECOND INTERNATIONAL DESIGN AND TEST WORKSHOP, PROCEEDINGS | 2007年
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Reconfigurable Computers (RCs) are those parallel systems that are designed around multiple general-purpose processors and multiple field programmable gate array (FPGA) chips. These systems call leverage the synergism. between conventional processors and FPGAs to provide low-level hardware functionality at the same level of programmability as general-purpose computers. RCs have proposed very high processing capabilities for computationally intensive applications such as Image Processing. This is due to the inherently parallel operation paradigm of the FPGA hardware. In this paper we present die design and implementation of image processing kernels for RCs. This library of kernels have been tested and verified for performance on one of the state-of-the-art reconfigurable computers, SRC-6E. This paper shows that RCs are between 8 to 400 times faster than comparable Pentiums for image based tasks.
引用
收藏
页码:55 / +
页数:2
相关论文
共 50 条
  • [41] System for image processing and displaying based on DSP
    Mao, XY
    Yang, SX
    Mo, B
    ISTM/2003: 5TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, CONFERENCE PROCEEDINGS, 2003, : 1808 - 1810
  • [42] DSP filters in FPGAs for image processing applications
    Taylor, B
    HIGH-SPEED COMPUTING, DIGITAL SIGNAL PROCESSING, AND FILTERING USING RECONFIGURABLE LOGIC, 1996, 2914 : 100 - 109
  • [43] Communication in a large DSP array for image processing
    Ercan, MF
    Fung, XF
    Demokan, MS
    PARALLEL AND DISTRIBUTED METHODS FOR IMAGE PROCESSING, 1997, 3166 : 308 - 315
  • [44] Design and implementation of a high level image processing machine using reconfigurable hardware
    Donachy, P
    Crookes, D
    Bouridane, A
    Alotaibi, K
    Benkrid, A
    CONFIGURABLE COMPUTING: TECHNOLOGY AND APPLICATIONS, 1998, 3526 : 2 - 13
  • [45] Reconfigurable Hardware Objects for Image Processing on FPGAs
    Kloub, Jan
    Honzik, Petr
    Danek, Martin
    PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 121 - 122
  • [46] ReconfigISP: Reconfigurable Camera Image Processing Pipeline
    Yu, Ke
    Li, Zexian
    Peng, Yue
    Loy, Chen Change
    Gu, Jinwei
    2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), 2021, : 4228 - 4237
  • [47] Compiling image processing applications to reconfigurable hardware
    Rinker, R
    Hammes, J
    Najjar, WA
    Böhm, W
    Draper, B
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2000, : 56 - 65
  • [48] Reconfigurable hardware for real time image processing
    Kessal, L
    Demigny, D
    Boudouani, N
    Bourguiba, R
    2000 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL III, PROCEEDINGS, 2000, : 110 - 113
  • [49] A Programmable and Reconfigurable Core for Binary Image Processing
    Dalloo, Ayad
    Garcia-Ortiz, Alberto
    2016 11TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2016,
  • [50] Real time image processing with reconfigurable hardware
    Vega-Rodríguez, MA
    Sánchez-Pérez, JM
    Gómez-Pulido, JA
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 213 - 216