Dynamics of high-frequency CMOS dividers

被引：0

作者：

Singh, U ^{[1
]}

Green, M ^{[1
]}

机构：

[1] Univ Calif Irvine, Dept Elect & Comp Engn, Irvine, CA 92697 USA

来源：

2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Frequency dividers are an essential part of broadband communications IC's. They are often the most difficult part of a circuit designed to operate at very high frequencies, especially in CMOS. In order to optimize the circuit for high frequency performance, it is necessary to understand the dynamics of the dividers. This paper presents. an analysis of the dynamics of high frequency CMOS dividers and sets some guidelines for circuit design.

引用

页码：421 / 424

页数：4

共 5 条

[1]

[Anonymous], 2001, IEEE INT SOL STAT CI

[2] 1-GHz and 2.8-GHz CMOS injection-locked ring oscillator prescalers [J].

Betancourt-Zamora, RJ ;

Verma, S ;

Lee, TH .

2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2001, :47-50

[3] AN ANALYTICAL MAXIMUM TOGGLE FREQUENCY EXPRESSION AND ITS APPLICATION TO OPTIMIZING HIGH-SPEED ECL FREQUENCY-DIVIDERS [J].

FANG, W ;

BRUNNSCHWEILER, A ;

ASHBURN, P .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (04) :920-931

[4]

MOMTAZ A, 1911, ISSCC 2001 FEB, P76

[5]

SINGH U, 2001, P INT S CIRC SYST MA, P622

← 1 →