Thalamofrontal Circuits in Timing Behavior

被引：0
|
作者：
De Corte, Benjamin [1 ]
Heslin, Kesley [1 ]
Hallin, Michael [1 ]
Halverson, Hunter [1 ]
Parker, Krystal [1 ]
机构：
[1] Univ Iowa, Iowa City, IA USA
来源：
NEUROPSYCHOPHARMACOLOGY | 2019年 / 44卷 / SUPPL 1期
关键词：
Mediodorsal Thalamus; Timing; Medial Frontal Cortex;
D O I：
暂无
中图分类号：
Q189 [神经科学];
学科分类号：
071006 ;
摘要：
M194
引用
收藏
页码：179 / 179
页数：1
相关论文
共 50 条
  • [1] An approach to mapping the timing behavior of VLSI circuits on emulators
    Sabet, PB
    Vuillemin, L
    12TH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2000, : 168 - 173
  • [2] A timing verifier and timing profiler for asynchronous circuits
    Karlsen, PA
    Roine, PT
    FIFTH INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS - PROCEEDINGS, 1999, : 13 - 23
  • [3] On timing analysis of combinational circuits
    Ben Salah, R
    Bozga, M
    Maler, O
    FORMAL MODELING AND ANALYSIS OF TIMED SYSTEMS, 2003, 2791 : 204 - 218
  • [4] Timing verification of dynamic circuits
    Venkat, K
    Chen, L
    Lin, I
    Mistry, P
    Madhani, P
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (03) : 452 - 455
  • [5] FLASH TUBE TIMING CIRCUITS
    ELVERS, CL
    INSTRUMENTS & CONTROL SYSTEMS, 1972, 45 (08): : 37 - &
  • [6] Timing measurements of synchronization circuits
    Semiat, Y
    Ginosar, R
    NINTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2003, : 68 - 77
  • [7] TIMING CIRCUITS WITH SWITCHING DIODES
    不详
    INDUSTRIAL ELECTRONICS, 1967, 5 (08): : 355 - &
  • [8] MODELING TIMING BEHAVIOR OF LOGIC-CIRCUITS USING PIECEWISE-LINEAR MODELS
    NAVABI, Z
    HASHEMI, A
    EGHTESAD, M
    VAI, M
    COMPUTER HARDWARE DESCRIPTION LANGUAGES AND THEIR APPLICATIONS, 1993, 32 : 569 - 586
  • [9] TIMING CIRCUITS WITH COSMOS INTEGRATED-CIRCUITS .1.
    MAY, F
    MARSCHIK, W
    NUCLEAR INSTRUMENTS & METHODS, 1973, 108 (02): : 375 - 376
  • [10] TIME-SYMBOLIC SIMULATION FOR ACCURATE TIMING VERIFICATION OF ASYNCHRONOUS BEHAVIOR OF LOGIC-CIRCUITS
    ISHIURA, N
    TAKAHASHI, M
    YAJIMA, S
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 497 - 502
12345