A simple, digital method for background estimation of timing mismatches in time-interleaved ADCs

被引：1
作者：
Konopacki, Jacek [1 ]
Machniewski, Jan [1 ]
机构：
[1] Politech Slaska, Katedra Elekt Elektrotech & Mikroelekt, Ul Akad 16, PL-44100 Gliwice, Poland
来源：
PRZEGLAD ELEKTROTECHNICZNY | 2022年 / 98卷 / 09期
关键词：
time interleaved ADC; timing mismatch; digital calibration; background estimation; SKEW ESTIMATION; CALIBRATION;
D O I：
10.15199/48.2022.09.39
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The article presents a modification of two-stage difference-based estimation method of timing mismatches in time-interleaved ADCs. The presented solution eliminates the limitations of the original method and requires a smaller number of arithmetic operations. The proposed approach was verified with simulations by carrying out various tests.
引用
收藏
页码：174 / 177
页数：4
相关论文
共 18 条
[1]   Digital background calibration algorithm and its FPGA implementation for timing mismatch correction of time-interleaved ADC [J].
Abbaszadeh, Asgar ;
Aghdam, Esmaeil N. ;
Rosado-Munoz, Alfredo .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 99 (02) :299-310
[2]  
Duc H.L., 2020, INT J ELECT COMMUN A, V114
[3]   A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration [J].
El-Chammas, Manar ;
Murmann, Boris .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (04) :838-847
[4]   General Analysis on the Impact of Phase-Skew in Time-Interleaved ADCs [J].
El-Chammas, Manar ;
Murmann, Boris .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (05) :902-910
[5]   A 5-GS/s 10-b 76-mW Time-Interleaved SAR ADC in 28 nm CMOS [J].
Fang, Jie ;
Thirunakkarasu, Shankar ;
Yu, Xuefeng ;
Silva-Rivas, Fabian ;
Zhang, Chaoming ;
Singor, Frank ;
Abraham, Jacob .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (07) :1673-1683
[6]   Fully Digital Feedforward Background Calibration of Clock Skews for Sub-Sampling TIADCs Using the Polyphase Decomposition [J].
Han Le Duc ;
Duc Minh Nguyen ;
Jabbour, Chadi ;
Desgreys, Patricia ;
Jamin, Olivier ;
Van Tam Nguyen .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (06) :1515-1528
[7]   A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration [J].
Jamal, SM ;
Fu, DH ;
Chang, NCJ ;
Hurst, PJ ;
Lewis, SH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (12) :1618-1627
[8]   A Fully Digital Background Calibration Technique for M-Channel Time-Interleaved ADCs [J].
Khan, Sadeque Reza ;
Hashmi, Adnan Ahmed ;
Choi, GoangSeog .
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2017, 36 (08) :3303-3319
[9]   Explicit analysis of channel mismatch effects in time-interleaved ADC systems [J].
Kurosawa, N ;
Kobayashi, H ;
Maruyama, K ;
Sugawara, H ;
Kobayashi, K .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2001, 48 (03) :261-271
[10]  
Leuciuc A, 2017, IEEE INT SYMP CIRC S, P108
12