A simple, digital method for background estimation of timing mismatches in time-interleaved ADCs

被引：1
|
作者：
Konopacki, Jacek [1 ]
Machniewski, Jan [1 ]
机构：
[1] Politech Slaska, Katedra Elekt Elektrotech & Mikroelekt, Ul Akad 16, PL-44100 Gliwice, Poland
来源：
PRZEGLAD ELEKTROTECHNICZNY | 2022年 / 98卷 / 09期
关键词：
time interleaved ADC; timing mismatch; digital calibration; background estimation; SKEW ESTIMATION; CALIBRATION;
D O I：
10.15199/48.2022.09.39
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The article presents a modification of two-stage difference-based estimation method of timing mismatches in time-interleaved ADCs. The presented solution eliminates the limitations of the original method and requires a smaller number of arithmetic operations. The proposed approach was verified with simulations by carrying out various tests.
引用
收藏
页码：174 / 177
页数：4
相关论文
共 50 条
  • [1] A computationally efficient, correlation-based background estimator of timing mismatches in time-interleaved ADCs
    Konopacki, Jacek
    PRZEGLAD ELEKTROTECHNICZNY, 2023, 99 (08): : 261 - 265
  • [2] A Background Correlation-Based Timing Skew Estimation Method for Time-Interleaved ADCs
    Li, Xin
    Wu, Jianhui
    Vogel, Christian
    IEEE ACCESS, 2021, 9 (09): : 45730 - 45739
  • [3] All-digital background calibration technique for timing mismatch of time-interleaved ADCs
    Chen, Hongmei
    Pan, Yunsheng
    Yin, Yongsheng
    Lin, Fujiang
    INTEGRATION-THE VLSI JOURNAL, 2017, 57 : 45 - 51
  • [4] A Digital Timing Mismatch Calibration Technique in Time-Interleaved ADCs
    Li, Jing
    Wu, Shuangyi
    Liu, Yang
    Ning, Ning
    Yu, Qi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (07) : 486 - 490
  • [5] Digital Correction of Mismatches in Time-Interleaved ADCs for Digital-RF Receivers
    Takahashi, Tomoya
    Kihara, Takao
    Yoshimura, Tsutomu
    2017 24TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2017, : 9 - 12
  • [6] An efficient digital calibration technique for timing mismatch in time-interleaved ADCs
    Chen Hongmei
    Jian Maochen
    Yin Yongsheng
    Lin Fujiang
    Cui Qing
    IEICE ELECTRONICS EXPRESS, 2016, 13 (13):
  • [7] Low complexity digital background calibration algorithm for the correction of timing mismatch in time-interleaved ADCs
    Abbaszadeh, Asgar
    Aghdam, Esmaeil Najafi
    Rosado-Munoz, Alfredo
    MICROELECTRONICS JOURNAL, 2019, 83 : 117 - 125
  • [8] A background fast convergence algorithm for timing skew in time-interleaved ADCs
    Li, Dengquan
    Zhu, Zhangming
    Zhang, Liang
    Yang, Yintang
    MICROELECTRONICS JOURNAL, 2016, 47 : 45 - 52
  • [9] Analog calibration of channel mismatches in time-interleaved ADCs
    Harpe, P. J. A.
    Hegt, J. A.
    van Roermund, A. H. M.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2009, 37 (02) : 301 - 318
  • [10] Background Timing-Skew Mismatch Calibration for Time-Interleaved ADCs
    Guo, Mingqiang
    Sin, Sai-Weng
    Martins, Rui P.
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 248 - 249
12345