Advanced CMOS transistors in the nanotechnology era for high-performance, low-power logic applications

被引:0
|
作者
Chau, R [1 ]
Doczy, M [1 ]
Doyle, B [1 ]
Datta, S [1 ]
Dewey, G [1 ]
Kavalieros, J [1 ]
Jin, B [1 ]
Metz, M [1 ]
Majumdar, A [1 ]
Radosavljevic, M [1 ]
机构
[1] Intel Corp, Comonents Res, Log Technol Dev, Hillsboro, OR 97124 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Sustaining Moore's Law requires continual transistor miniaturization. Through silicon innovations and breakthroughs, CMOS transistor scaling and Moore's Law will continue at least through early next decade. By combining silicon innovations with other novel nanotechnologies on the same Si platform, it is expected that Moore's Law will extend well into the next decade. This paper describes the most recent advances made in silicon CMOS transistor technology and discusses the challenges and opportunities presented by the recent emerging nanoelectronic devices such as carbon nanotube field-effect transistors (FET), Si-nanowire FETs and III-V FETs for high-performance, low-power logic applications.
引用
收藏
页码:26 / 30
页数:5
相关论文
共 50 条
  • [21] A high-performance,low-power ∑△ ADC for digital audio applications
    罗豪
    韩雁
    张泽松
    韩晓霞
    马绍宇
    应鹏
    朱大中
    半导体学报, 2010, 31 (05) : 114 - 120
  • [22] High-Performance InSb Based Quantum Well Field Effect Transistors for Low-Power Dissipation Applications
    Ashley, T.
    Emeny, M. T.
    Hayes, D. G.
    Hilton, K. P.
    Jefferies, R.
    Maclean, J. O.
    Smith, S. J.
    Tang, A. W-H.
    Wallis, D. J.
    Webber, P. J.
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 793 - 796
  • [23] A high-performance, low-power ∑Δ modulator for digital audio applications
    Ma, Shaoyu
    Han, Yan
    Huang, Xiaowei
    Yang, Liwu
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2008, 29 (10): : 2050 - 2056
  • [24] Deep-submicron CMOS technologies for low-power and high-performance operation
    Deura, Manabu
    Nara, Yasuo
    Yamazaki, Tatsuya
    Gotoh, Kenichi
    Ohtake, Fumio
    Kurata, Hajime
    Sugii, Toshihiro
    Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi), 1996, 79 (11): : 1 - 9
  • [25] Low-power high-performance non-binary CMOS arithmetic circuits
    Lin, R
    2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 477 - 486
  • [26] Deep-submicron CMOS technologies for low-power and high-performance operation
    Deura, M
    Nara, Y
    Yamazaki, T
    Gotoh, K
    Ohtake, F
    Kurata, H
    Sugii, T
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 1996, 79 (11): : 1 - 9
  • [27] A Novel, Low-Cost Deep Trench Decoupling Capacitor for High-Performance, Low-Power Bulk CMOS Applications
    Pei, Chengwen
    Booth, Roger
    Ho, Herbert
    Kusaba, Naoyoshi
    Li, Xi
    Brodsky, MaryJane
    Parries, Paul
    Shang, Huiling
    Divakaruni, Rama
    Iyer, Subramanian
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1138 - 1141
  • [28] Dynamic current mode logic (DyCML): A new low-power high-performance logic style
    Allam, MW
    Elmasry, MI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (03) : 550 - 558
  • [29] High-performance, low-power design techniques for dynamic to static logic interface
    Jiang, J
    Lu, K
    Ko, U
    1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 12 - 17
  • [30] Dynamic current mode logic (DyCML), a new low-power high-performance logic family
    Allam, MW
    Elmasry, MI
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 421 - 424